

LMV331 Single, LMV393 Dual, LMV339 Quad General-purpose Low-voltage **Comparators**

1 Features

- 2.7-V and 5-V Performance
- Low Supply Current
 - LMV331 130 µA Typ
 - LMV393 210 µA Typ
 - LMV339 410 µA Typ
- Input Common-Mode Voltage Range Includes Ground
- Low Output Saturation Voltage 200 mV Typical
- Open-Collector Output for Maximum Flexibility

2 Applications

- **Hysteresis Comparators**
- Oscillators
- **Window Comparators**
- Industrial Equipment
- Test and Measurement

3 Description


The LMV393 and LMV339 devices are low-voltage (2.7 V to 5.5 V) versions of the dual and quad comparators, LM393 and LM339, which operate from 5 V to 30 V. The LMV331 is the single-comparator version.

The LMV331, LMV339, and LMV393 are the most cost-effective solutions for applications where lowvoltage operation, low power, and space saving are the primary specifications in circuit design for portable consumer products. These devices specifications that meet or exceed the familiar LM339 and LM393 devices at a fraction of the supply current.

Device Information

PART NUMBER	PACKAGE (PIN)(1)	BODY SIZE (NOM)		
LMV339	SOIC (14)	8.65 mm x 3.90 mm		
LMV393	SOIC (8)	4.90 mm x 3.90 mm		
LMV331	SC70 (5)	2.00 mm x 1.25 mm		

For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Schematic




Table of Contents

1 Features	1 7.2 Functional Block Diagram	9
2 Applications		
3 Description		
4 Revision History		
5 Pin Configuration and Functions		
6 Specifications		
6.1 Absolute Maximum Ratings	4 9 Power Supply Recommendations	12
6.2 ESD Ratings	4 10 Layout	12
6.3 Recommended Operating Conditions	4 10.1 Layout Guidelines	12
6.4 Thermal Information	4 10.2 Layout Example	12
6.5 Electrical Characteristics, V _{CC+} = 2.7 V	5 11 Device and Documentation Support	13
6.6 Electrical Characteristics, V _{CC+} = 5 V		13
6.7 Switching Characteristics, V _{CC+} = 2.7 V		
6.8 Switching Characteristics, V _{CC+} = 5 V		
6.9 Typical Characteristics		
7 Detailed Description		
7.1 Overview		13
4 Revision History NOTE: Page numbers for previous revisions may Changes from Povision T (January 2015) to Po		Pago
NOTE: Page numbers for previous revisions may Changes from Revision T (January 2015) to Re		Page 1
NOTE: Page numbers for previous revisions may Changes from Revision T (January 2015) to Re	evision U (October 2020) es and cross-references throughout the document	
NOTE: Page numbers for previous revisions may Changes from Revision T (January 2015) to Re Updated the numbering format for tables, figure Changes from Revision S (October 2012) to Re Added Applications, Device Information table, table, Typical Characteristics, Feature Descript Implementation section, Power Supply Recomb Documentation Support section, and Mechanic	evision U (October 2020) es and cross-references throughout the document	Page rmation d
NOTE: Page numbers for previous revisions may Changes from Revision T (January 2015) to Re Updated the numbering format for tables, figure Changes from Revision S (October 2012) to Re Added Applications, Device Information table, table, Typical Characteristics, Feature Descript Implementation section, Power Supply Recomb Documentation Support section, and Mechanic	evision U (October 2020) es and cross-references throughout the document evision T (January 2015) Pin Functions table, ESD Ratings table, Thermal Infortion section, Device Functional Modes, Application and mendations section, Layout section, Device and cal, Packaging, and Orderable Information section	Page rmation d
NOTE: Page numbers for previous revisions may Changes from Revision T (January 2015) to Re Updated the numbering format for tables, figure Changes from Revision S (October 2012) to Re Added Applications, Device Information table, table, Typical Characteristics, Feature Descript Implementation section, Power Supply Recompocumentation Support section, and Mechanic Deleted Ordering Information table	evision U (October 2020) es and cross-references throughout the document evision T (January 2015) Pin Functions table, ESD Ratings table, Thermal Infortion section, Device Functional Modes, Application and mendations section, Layout section, Device and cal, Packaging, and Orderable Information section	Page rmation d1
NOTE: Page numbers for previous revisions may Changes from Revision T (January 2015) to Re Updated the numbering format for tables, figure Changes from Revision S (October 2012) to Re Added Applications, Device Information table, table, Typical Characteristics, Feature Descript Implementation section, Power Supply Recompocumentation Support section, and Mechanic Deleted Ordering Information table	evision U (October 2020) es and cross-references throughout the document evision T (January 2015) Pin Functions table, ESD Ratings table, Thermal Infortion section, Device Functional Modes, Application and mendations section, Layout section, Device and cal, Packaging, and Orderable Information section	Page rmation d1
Changes from Revision S (October 2012) to Revisions May Changes from Revision T (January 2015) to Revision S (October 2012) to Revision Documentation Section, Power Supply Recomposition Documentation Support Section, and Mechanical Deleted Ordering Information table	evision U (October 2020) es and cross-references throughout the document evision T (January 2015) Pin Functions table, ESD Ratings table, Thermal Infortion section, Device Functional Modes, Application and mendations section, Layout section, Device and cal, Packaging, and Orderable Information section	Page rmation d1 Page Page Page
Changes from Revision S (October 2012) to Revisions May Changes from Revision T (January 2015) to Revision S (October 2012) to Revision Documentation Section, Power Supply Recomposition Documentation Support Section, and Mechanical Deleted Ordering Information table	evision U (October 2020) es and cross-references throughout the document evision T (January 2015) Pin Functions table, ESD Ratings table, Thermal Information section, Device Functional Modes, Application and mendations section, Layout section, Device and cal, Packaging, and Orderable Information section ion S (October 2012) sion O (February 2012) from 5.5 V to V _{CC+}	Page rmation d1 Page Page Page

Added RUC package pin out drawing......3



5 Pin Configuration and Functions






Table 5-1. Pin Functions

		PIN					
	LMV331	LMV393	LM	V339	TYPE	DESCRIPTION	
NAME	DBV or DCK	D, DDU, DGK or PW	D or PW	RUC		5255 W. 1151	
1IN-, 2IN-, 3IN-, 4IN-	3	2, 6	4, 6, 8, 10	3, 5, 7, 9	I	Comparator(s) negative input pin(s)	
1IN+ , 2IN+, 3IN+, 4IN+	1	3, 5	5, 7, 9, 11	4, 6, 8, 10	I	Comparator(s) positive input pin(s)	
GND	2	4	12	11	I	Ground	
10UT, 20UT, 30UT, 40UT	4	1, 7	2, 1, 14, 13	1, 14, 13, 12	0	Comparator(s) output pin(s)	
V _{CC+}	5	8	3	2	I	Supply Pin	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾			5.5	V
V _{ID}	Differential input voltage ⁽³⁾	Differential input voltage ⁽³⁾			V
VI	Input voltage range (either input)	Input voltage range (either input)			V
	Duration of output short circuit (one amplifier) to ground ⁽⁴⁾	At or below $T_A = 25$ °C, $V_{CC} \le 5.5 \text{ V}$	L	Jnlimited	
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage (single-supply operation)	2.7	5.5	V
V _{OUT}	Output voltage		V _{CC+} + 0.3	V
T _A	Operating free-air temperature	-40	125	°C

6.4 Thermal Information

			LMV339			LMV	/393		LM	/331	
TH	ERMAL METRIC(1)	D	PW	RUC	D	DDU	DGK	PW	DBV	DCK	UNIT
			14 PINS	•		8 P	INS		5 P	INS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	113	216	97	210	172	149	206	252	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	_	_	51.3	_	_	_	_	_	_	
$R_{\theta JB}$	Junction-to-board thermal resistance	_	_	59.0	_	_	_	_	_	_	°C/W
Ψυτ	Junction-to-top characterization parameter	_	_	1.2	_	_	_	_	_	_	, 0,
ΨЈВ	Junction-to-board characterization parameter	_	_	59.0	_	_	_	_	_	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.

⁽³⁾ Differential voltages are at IN+ with respect to IN-.

⁽⁴⁾ Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics, $V_{CC+} = 2.7 \text{ V}$

 V_{CC+} = 2.7 V, GND = 0 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT	
V _{IO}	Input offset voltage		25°C	1.7	7	mV	
α_{VIO}	Average temperature coefficient of input offset voltage		-40°C to 125°C	5		μV/°C	
			25°C	15	250		
I _{IB}	Input bias current		–40°C to 125°C		400	nA	
			25°C	5	50		
I _{IO}	Input offset current		–40°C to 125°C		150	nA	
Io	Output current (sinking)	V _O ≤ 1.5 V	25°C	5 23		mA	
			25°C	0.003			
	Output Leakage Current		-40°C to 125°C		1	μΑ	
V _{ICR}	Common-mode input voltage range		25°C	–0.1 to 2		V	
V _{SAT}	Saturation voltage	I _O ≤ 1.5 mA	25°C	200		mV	
		LMV331	25°C	40	100		
I_{CC}	Supply current	LMV393 (both comparators)	25°C	70	140	μΑ	
		LMV339 (all four comparators)	25°C	140	200		



6.6 Electrical Characteristics, $V_{CC+} = 5 V$

 V_{CC+} = 5 V, GND = 0 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
			25°C		1.7	7		
V _{IO}	Input offset voltage		-40°C to 125°C			9	mV	
α_{VIO}	Average temperature coefficient of input offset voltage		25°C		5		μV/°C	
			25°C		25	250		
I _{IB}	Input bias current		–40°C to 125°C			400	nA	
			25°C		2	50		
I _{IO}	Input offset current		–40°C to 125°C			150	nA	
Io	Output current (sinking)	V _O ≤ 1.5 V	25°C	10	84		mA	
			25°C		0.003			
	Output Leakage Current	Output Leakage Current		–40°C to 125°C			1	μΑ
V _{ICR}	Common-mode input voltage range		25°C	-0.	1 to 4.2		V	
A _{VD}	Large-signal differential voltage gain		25°C	20	50		V/mV	
			25°C		200	400		
V _{SAT}	Saturation voltage	I _O ≤ 4 mA	–40°C to 125°C			700	mV	
			25°C		60	120		
		LMV331	–40°C to 125°C			150		
			25°C		100	200		
I _{CC}	Supply current	LMV393 (both comparators)	-40°C to 125°C			250	μΑ	
			25°C		170	300		
		LMV339 (all four comparators)	-40°C to 125°C			350		

6.7 Switching Characteristics, $V_{CC+} = 2.7 \text{ V}$

 $T_A = 25$ °C, $V_{CC+} = 2.7$ V, $R_L = 5.1$ k Ω , GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP	UNIT
	Propagation delay high to low level output	Input overdrive = 10 mV	1000	no
^L PHL	switching	Input overdrive = 100 mV	350	ns
Propagation delay low to high level output		Input overdrive = 10 mV	500	no
^L PLH	switching	Input overdrive = 100 mV	400	ns




6.8 Switching Characteristics, V_{CC+} = 5 V

 $T_A = 25$ °C, $V_{CC+} = 5$ V, $R_L = 5.1$ k Ω , GND = 0 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TYP	UNIT
t	Propagation delay high to low level output	Input overdrive = 10 mV	600	ne
T _{PHL}	switching	Input overdrive = 100 mV	200	ns
Propagation delay low to high level output		Input overdrive = 10 mV	450	no
T _{PLH}	switching	Input overdrive = 100 mV	300	ns

6.9 Typical Characteristics

Unless otherwise specified, VS = +5V, single supply, TA = 25°C








7 Detailed Description

7.1 Overview

The LMV331, LMV393 and LMV339 family of comparators have the ability to operate up to 5 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to it's low lq and fast response.

The open-drain output allows the user to configure the output's logic low voltage (V_{OL}) and can be utilized to enable the comparator to be used in AND functionality.

7.2 Functional Block Diagram



7.3 Feature Description

The LMV331, LMV393 and LMV339 consists of a PNP input, whose Vbe creates a limit on the input common mode voltage capability, allowing LMV33x to accurately function from ground to V_{CC} -Vbe(~700mV) differential input. This enables much head room for modern day supplies of 3.3 V and 5.0 V.

The output consists of an open drain NPN (pull-down or low side) transistor. The output NPN will sink current when the positive input voltage is higher than the negative input voltage and the offset voltage. The V_{OL} is resistive and will scale with the output current. Please see Figure 6-3 for V_{OL} values with respect to the output current.

7.4 Device Functional Modes

7.4.1 Voltage Comparison

The LMV33x operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputs a logic low or high impedance (logic high with pull-up) based on the input differential polarity.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

LMV331, LMV393, and LMV339 will typically be used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMV331, LMV393, and LMV33 optimal for level shifting to a higher or lower voltage.

8.2 Typical Application




Figure 8-1. Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE Input Voltage Range 0 V to 4.2 V Supply Voltage 2.7 V to 5V Logic Supply Voltage (RPULLUP Voltage) 1 V to 5 V Output Current (V_{LOGIC}/R_{PULLUP}) $1 \mu A$ to 20 mAInput Overdrive Voltage 100 mV 2.5 V Reference Voltage Load Capacitance (C_I) 15 pF

Table 8-1. Design Parameters

8.2.2 Detailed Design Procedure

When using LMV331, LMV393, and LMV33 in a general comparator application, determine the following:

- Input Voltage Range
- Minimum Overdrive Voltage
- Output and Drive Current
- Response Time

8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{ICR}) must be taken in to account. If operating temperature is above or below 25°C the V_{ICR} can range from 0 V to V_{CC} – 0.7 V. This limits the input voltage range to as high as V_{CC} – 0.7 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.

Below is a possible list of input voltage situation and their outcomes:

- 1. When both IN- and IN+ are both within the common mode range:
 - a. If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - b. If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- 2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

8.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). In order to make an accurate comparison; the Overdrive Voltage (V_{OD}) should be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8-2 show positive and negative response times with respect to overdrive voltage.

8.2.2.3 Output and Drive Current

Output current is determined by the pull-up resistance (Rpullup) and Vlogic voltage, refer to Figure 8-1. The output current will produce a output low voltage (V_{OL}) from the comparator. In which V_{OL} is proportional to the output current. Use Figure 6-3 to determine V_{OL} based on the output current.

The output current can also effect the transient response. More will be explained in the next section.

8.2.2.4 Response Time


The transient response can be determined by the load capacitance (C_L), load/pull-up resistance (R_{PULLUP}) and equivalent collector-emitter resistance (R_{CE}).

- The positive response time (τ_p) is approximately τ_P ~ R_{PULLUP} × C_L
- The negative response time (τ_N) is approximately $\tau_N \sim R_{CE} \times C_L$
 - R_{CE} can be determine by taking the slope of Figure 6-3 in it's linear region at the desired temperature, or by dividing the V_{OL} by I_{out}

8.2.3 Application Curves

The following curves were generated with 5 V on V_{CC} and V_{Logic} , R_{PULLUP} = 5.1 k Ω , and 50 pF scope probe.





9 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, it is recommended to use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation cause temporary fluctuations in the comparator's input common mode range and create an inaccurate comparison.

10 Layout

10.1 Layout Guidelines

For accurate comparator applications without hysteresis it is important maintain a stable power supply with minimized noise and glitches, which can affect the high level input common mode voltage range. In order to achieve this, it is best to add a bypass capacitor between the supply voltage and ground. This should be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

10.2 Layout Example




Figure 10-1. LMV331 Layout Example

11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 11-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV331	Click here	Click here	Click here	Click here	Click here
LMV393	Click here	Click here	Click here	Click here	Click here
LMV339	Click here	Click here	Click here	Click here	Click here

11.2 Trademarks

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 13-Jul-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV331IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)	Samples
LMV331IDBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)	Samples
LMV331IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)	Samples
LMV331IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)	Samples
LMV331IDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)	Samples
LMV331IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)	Samples
LMV331IDCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)	Samples
LMV331IDCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)	Samples
LMV331IDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(R2C, R2F, R2R)	Samples
LMV331IDCKTE4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2C, R2F, R2R)	Samples
LMV331IDCKTG4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2C, R2F, R2R)	Samples
LMV339ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV339I	Samples
LMV339IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV339I	Samples
LMV339IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV339I	Samples
LMV339IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV339I	Samples
LMV339IPWRE4	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 125		Samples
LMV339IPWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV339I	Samples
LMV339IRUCR	ACTIVE	QFN	RUC	14	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(RT, RTR)	Samples
LMV393ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I	Samples
LMV393IDDUR	ACTIVE	VSSOP	DDU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	RABR	Samples

13-Jul-2022

Samples

Samples



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV393IDDURG4	ACTIVE	VSSOP	DDU	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples
LMV393IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(R9B, R9Q, R9R)	Samples
LMV393IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R9B, R9Q, R9R)	Samples
LMV393IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	MV393I	Samples
LMV393IDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I	Samples
LMV393IPW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I	Samples
LMV393IPWG4	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I	Samples

NIPDAU

NIPDAU

Level-1-260C-UNLIM

Level-1-260C-UNLIM

-40 to 125

-40 to 125

MV393I

MV393I

(1) The marketing status values are defined as follows:

LMV393IPWR

LMV393IPWRG4

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

TSSOP

TSSOP

PW

PW

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

8

8

2000

2000

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

ACTIVE

ACTIVE

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS & Green

RoHS & Green

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV331, LMV393:

Automotive: LMV331-Q1, LMV393-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV331IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV331IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV331IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV331IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV331IDCKT	SC70	DCK	5	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
LMV339IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV339IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LMV339IRUCR	QFN	RUC	14	3000	180.0	8.4	2.3	2.3	0.55	4.0	8.0	Q2
LMV393IDDUR	VSSOP	DDU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
LMV393IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV393IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV393IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
LMV393IDR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LMV393IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV393IDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV393IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV331IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LMV331IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
LMV331IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LMV331IDCKT	SC70	DCK	5	250	180.0	180.0	18.0
LMV331IDCKT	SC70	DCK	5	250	205.0	200.0	33.0
LMV339IDR	SOIC	D	14	2500	356.0	356.0	35.0
LMV339IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LMV339IRUCR	QFN	RUC	14	3000	202.0	201.0	28.0
LMV393IDDUR	VSSOP	DDU	8	3000	202.0	201.0	28.0
LMV393IDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LMV393IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LMV393IDGKR	VSSOP	DGK	8	2500	370.0	355.0	55.0
LMV393IDR	SOIC	D	8	2500	364.0	364.0	27.0
LMV393IDR	SOIC	D	8	2500	340.5	336.1	25.0
LMV393IDRG4	SOIC	D	8	2500	340.5	336.1	25.0
LMV393IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

7 til dilliononono di o mominiai								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMV339ID	D	SOIC	14	50	506.6	8	3940	4.32
LMV339IPW	PW	TSSOP	14	90	530	10.2	3600	3.5
LMV393ID	D	SOIC	8	75	507	8	3940	4.32
LMV393IPW	PW	TSSOP	8	150	530	10.2	3600	3.5
LMV393IPWG4	PW	TSSOP	8	150	530	10.2	3600	3.5

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DDU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



DDU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE UP)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




PLASTIC QUAD FLAT PACK- NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated