

## CHANGE NOTIFICATION



Linear Technology Corporation  
1630 McCarthy Blvd., Milpitas, CA 95035-7417  
(408) 432-1900

August 01, 2013

Dear Sir/Madam:

PCN# 080113

**Subject: Notification of Change to LTC3565 Datasheet**

Please be advised that Linear Technology Corporation has made a minor change to the LTC3565 product datasheet to better center the parametric distribution within the specification range. The change is shown on the attached page of the marked up datasheet. There was no change made to the die. The product shipped after 10/02/2013 will be tested to the new limits.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2077, or by e-mail at [JASON.HU@linear.com](mailto:JASON.HU@linear.com). If I do not hear from you by October 1<sup>st</sup>, 2013, we will consider this change approved by your company.

Sincerely,

Jason Hu  
Quality Assurance Engineer

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at  $T_J = 25^\circ\text{C}$ .  $V_{IN} = 3.6\text{V}$ ,  $R_T = 125\text{k}$  unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$I_S$	Input DC Supply Current (Note 4)					
	Active Mode	$V_{\text{SYNCMODE}} = 3.6\text{V}$ , $V_{\text{FB}} = 0.55\text{V}$		330	450	$\mu\text{A}$
	Sleep Mode	$V_{\text{SYNCMODE}} = 3.6\text{V}$ , $V_{\text{FB}} = 0.8\text{V}$		40	60	$\mu\text{A}$
	Shutdown	$V_{\text{RUN}} = 0\text{V}$		0.1	1	$\mu\text{A}$
$f_{\text{OSC}}$	Oscillator Frequency	$R_T = 125\text{k}$ (Note 7)	1.3	1.5	1.7	MHz
					4	MHz
$f_{\text{SYNC}}$	Synchronization Frequency	(Note 7)	0.4		4	MHz
$I_{\text{LIM}}$	Peak Switch Current Limit	$V_{IN} = 3\text{V}$ , $V_{\text{FB}} = 0.5\text{V}$	1.5	2.1	2.5	A
$R_{\text{DS(ON)}}$	Top Switch On-Resistance	MSE Package DD Package (Note 6)		0.15 0.15	0.2	$\Omega$
	Bottom Switch On-Resistance	MSE Package DD Package (Note 6)		0.13 0.13	0.18	$\Omega$
$I_{\text{SW(LKG)}}$	Switch Leakage Current	$V_{IN} = 5.5\text{V}$ , $V_{\text{RUN}} = 0\text{V}$ , $V_{\text{FB}} = 0\text{V}$		0.01	1	$\mu\text{A}$
$V_{\text{RUN}}$	RUN Threshold		● 0.3	0.8	1.5	V
$I_{\text{RUN}}$	RUN Leakage Current			±0.01	±1	$\mu\text{A}$
$V_{\text{UVLO}}$	Undervoltage Lockout Threshold	$V_{IN}$ Ramping Down		1.9	2.2	V
PGOOD	Power Good Threshold	$V_{\text{FB}}$ Ramping Up from 0.45V to 0.6V $V_{\text{FB}}$ Ramping Down from 0.69V to 0.6V		-7		%
				7		%
$R_{\text{PGOOD}}$	Power Good Pull-Down On-Resistance			15	20	$\Omega$
PGOOD Blanking		$V_{\text{FB}}$ Step from 0V to 0.6V $V_{\text{FB}}$ Step from 0.6V to 0V		40		$\mu\text{s}$
				105		$\mu\text{s}$
$V_{\text{SYNC-MODE}}$	Pulse Skip	$V_{IN} = 2.5\text{V}$ to $5.5\text{V}$	1.2		0.6	V
	Force Continuous	$V_{IN} = 2.5\text{V}$ to $5.5\text{V}$	1.1		0.63	V
	Burst	$V_{IN} = 2.5\text{V}$ to $5.5\text{V}$	$V_{IN} - 0.75$	0.6	$V_{IN} - 1.05$	V
$t_{\text{SOFT-START}}$		10% to 90% of Regulation	0.6	0.9	1.2	ms

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3565 is tested under pulsed load conditions such that  $T_J = T_A$ . The LTC3565E is guaranteed to meet performance specifications from  $0^\circ\text{C}$  to  $85^\circ\text{C}$  junction temperature. Specifications over the  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3565I is guaranteed over the full  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

**Note 3:** The LTC3565 is tested in a feedback loop which serves  $V_{\text{FB}}$  to the midpoint for the error amplifier ( $V_{\text{TH}} = 0.7\text{V}$ ).

**Note 4:** Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.

**Note 5:**  $T_J$  is calculated from the ambient  $T_A$  and power dissipation  $P_D$  according to the following formulas:

$$\text{LTC3565EDD: } T_J = T_A + (P_D \cdot 43^\circ\text{C/W})$$

$$\text{LTC3565EMSE: } T_J = T_A + (P_D \cdot 40^\circ\text{C/W})$$

**Note 6:** Switch on-resistance is guaranteed by correlation to wafer level measurements and assured by design characterization and correlation with statistical process controls.

**Note 7:** 4MHz operation is guaranteed by design but not production tested and is subject to duty cycle limitations (see Applications Information).

**Note 8:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed  $125^\circ\text{C}$  when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

3565fb