Dual Self-Protected Low-Side Driver with Temperature and Current Limit

NCV8402D, NCV8402AD

NCV8402D/AD is a dual protected Low–Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain–to–Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

Features

- Short-Circuit Protection
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial





ON Semiconductor®


www.onsemi.com

V _{(BR)DSS}	V _{(BR)DSS}	
(Clamped)	(Clamped) R _{DS(ON)} TYP	
42 V	165 mΩ @ 10 V	2.0 A*

*Max current limit value is dependent on input condition.







ORDERING INFORMATION

Device	Package	Shipping [†]
NCV8402DDR2G		2500/Tape & Reel
NCV8402ADDR2G	(Pb-Free)	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

	Symbol	Value	Unit	
Drain-to-Source Voltage Internally Clamped		V _{DSS}	42	V
Drain-to-Gate Voltage Internally Clamp	ped $(R_G = 1.0 M\Omega)$	V _{DGR}	42	V
Gate-to-Source Voltage		V _{GS}	±14	V
Continuous Drain Current		I _D	Internally L	imited
Total Power Dissipation	@ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2)	PD	0.8 1.62	W
Maximum Continuous Drain, both chan	nels on	Ι _D	1.87 2.65	A
Thermal Resistance	Junction-to-Ambient Steady State (Note 1) Junction-to-Ambient Steady State (Note 2)	$R_{ heta JA} \ R_{ heta JA}$	157 77	°C/W
Single Pulse Drain-to-Source Avalanche (V_{DD} = 32 V, V_G = 5.0 V, I_{PK} = 1.0 A, L = 1.0 A, V_{DD} = 1.0 A, L = 1.0 A	Energy = 300 mH, R _{G(ext)} = 25 Ω)	E _{AS}	150	mJ
Load Dump Voltage	(V_{GS} = 0 and 10 V, R _I = 2.0 $\Omega,$ R _L = 9.0 $\Omega,$ t _d = 400 ms)	V_{LD}	55	V
Operating Junction and Storage Tempe	T _J , T _{stg}	-55 to 150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Surface-mounted onto min pad FR4 PCB, (Cu area = 40 sq. mm, 1 oz.).
Surface-mounted onto 1" sq. FR4 board (Cu area = 625 sq. mm, 2 oz.).




Figure 1. Voltage and Current Convention

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 10 \text{ mA}, \text{ T}_{J} = 25^{\circ}\text{C}$	V _{(BR)DSS}	42	46	55	V
(Note 3)	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 10 \text{ mA}, \text{ T}_{J} = 150^{\circ}\text{C}$ (Note 5)		40	45	55	
Zero Gate Voltage Drain Current	$V_{GS} = 0 V, V_{DS} = 32 V, T_{J} = 25^{\circ}C$	I _{DSS}		0.25	4.0	μΑ
	$V_{GS} = 0 \text{ V}, V_{DS} = 32 \text{ V}, T_{J} = 150^{\circ}\text{C}$ (Note 5)			1.1	20	
Gate Input Current	$V_{DS} = 0 V, V_{GS} = 5.0 V$	I _{GSSF}		50	100	μΑ
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 150 \ \mu A$	V _{GS(th)}	1.3	1.8	2.2	V
Gate Threshold Temperature Coefficient				4.0	6.0	−mV/°C
Static Drain-to-Source On-Resistance	V_{GS} = 10 V, I _D = 1.7 A, T _J = 25°C	R _{DS(on)}		165	200	mΩ
	V _{GS} = 10 V, I _D = 1.7 A, T _J = 150°C (Note 5)			305	400	
	V_{GS} = 5.0 V, I _D = 1.7 A, T _J = 25°C			195	230	
	$V_{GS} = 5.0 \text{ V}, \text{ I}_{D} = 1.7 \text{ A}, \text{ T}_{J} = 150^{\circ}\text{C}$ (Note 5)			360	460	
	V_{GS} = 5.0 V, I _D = 0.5 A, T _J = 25°C			190	230	-
	$V_{GS} = 5.0 \text{ V}, \text{ I}_{D} = 0.5 \text{ A}, \text{ T}_{J} = 150^{\circ}\text{C}$ (Note 5)			350	460	
Source-Drain Forward On Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 7.0 \text{ A}$	V _{SD}		1.0		V
SWITCHING CHARACTERISTICS (Note 5	5)					
Turn–On Time (10% V _{IN} to 90% I _D)		t _{on}		25	30	μs
Turn–Off Time (90% V _{IN} to 10% I _D)		t _{off}		120	200	μs
Turn–On Rise Time (10% I_D to 90% I_D)	V _{GS} = 10 V, V _{DD} = 12 V,	t _{rise}		20	25	μs
Turn-Off Fall Time (90% I_D to 10% I_D)	$I_{\rm D}$ = 2.5 A, R _L = 4.7 Ω	t _{fall}		50	70	μs
Slew-Rate ON (70% V_{DS} to 50% V_{DD})		$-dV_{DS}/dt_{ON}$		0.8	1.2	V/µs
Slew-Rate OFF (50% V_{DS} to 70% $V_{DD})$		dV_{DS}/dt_{OFF}		0.3	0.5	
SELF PROTECTION CHARACTERISTICS	3 (T _J = 25°C unless otherwise noted) (N	ote 4)				
Current Limit	V_{DS} = 10 V, V_{GS} = 5.0 V, T_{J} = 25°C	I _{LIM}	3.7	4.3	5.0	А
		1	0.0	0.0	0.7	

Current Limit	Current Limit $V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 5.0 \text{ V}, \text{ T}_{J} = 25^{\circ}\text{C}$		3.7	4.3	5.0	Α
	V_{DS} = 10 V, V_{GS} = 5.0 V, T_{J} = 150°C (Note 5)		2.3	3.0	3.7	
	V_{DS} = 10 V, V_{GS} = 10 V, T_{J} = 25°C		4.2	4.8	5.4	
	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, T_{J} = 150^{\circ}\text{C}$ (Note 5)		2.7	3.6	4.5	
Temperature Limit (Turn-off)	V _{GS} = 5.0 V (Note 5)	T _{LIM(off)}	150	175	200	°C
Thermal Hysteresis	V _{GS} = 5.0 V	$\Delta T_{LIM(on)}$		15		
Temperature Limit (Turn-off)	V _{GS} = 10 V (Note 5)	T _{LIM(off)}	150	165	185	
Thermal Hysteresis	V _{GS} = 10 V	$\Delta T_{LIM(on)}$		15		

GATE INPUT CHARACTERISTICS (Note 5)


Device ON Gate Input Current	$V_{GS} = 5 V I_D = 1.0 A$	I _{GON}	50	μA
	V _{GS} = 10 V I _D = 1.0 A		400	
Current Limit Gate Input Current	V _{GS} = 5 V, V _{DS} = 10 V	I _{GCL}	0.05	mA
	V _{GS} = 10 V, V _{DS} = 10 V		0.4	
Thermal Limit Fault Gate Input Current	V _{GS} = 5 V, V _{DS} = 10 V	I _{GTL}	0.15	mA
	V _{GS} = 10 V, V _{DS} = 10 V		0.7	


ESD ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (Note 5)

Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000		V
	Machine Model (MM)		400		

3. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. 4. Fault conditions are viewed as beyond the normal operating range of the part. 5. Not subject to production testing.

TYPICAL PERFORMANCE CURVES








Figure 3. Single Pulse Maximum Switching **Energy vs. Load Inductance**




Figure 5. Single Pulse Maximum Inductive Switching Energy vs. Time in Clamp




Figure 7. Transfer Characteristics




Figure 4. Single Pulse Maximum Inductive Switch-off Current vs. Time in Clamp






Figure 6. On-state Output Characteristics

I_D (A)

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES





Figure 20. Transient Thermal Resistance

TEST CIRCUITS AND WAVEFORMS






Figure 22. Resistive Load Switching Waveforms

TEST CIRCUITS AND WAVEFORMS




Figure 23. Inductive Load Switching Test Circuit




Figure 24. Inductive Load Switching Waveforms





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or ncidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically	

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: SOIC-8 NB PAGE 2 C		PAGE 2 OF 2			
ON Semiconductor and we are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

COLLECTOR, #2

COLLECTOR, #1

COLLECTOR, #1

6.

7.

8

rights of others

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative