

PCN Number:	20170125000	PCN Date:	Jan. 26, 2017
Title:	Datasheet for ADS54J20, ADS54J40, ADS54J60, ADS54J69		
Customer Contact:	PCN Manager	Dept:	Quality Services
Change Type:			
<input type="checkbox"/>	Assembly Site	<input type="checkbox"/>	Design
<input type="checkbox"/>	Assembly Process	<input checked="" type="checkbox"/>	Data Sheet
<input type="checkbox"/>	Assembly Materials	<input type="checkbox"/>	Part number change
<input type="checkbox"/>	Mechanical Specification	<input type="checkbox"/>	Test Site
<input type="checkbox"/>	Packing/Shipping/Labeling	<input type="checkbox"/>	Test Process
		<input type="checkbox"/>	Wafer Bump Site
		<input type="checkbox"/>	Wafer Bump Material
		<input type="checkbox"/>	Wafer Bump Process
		<input type="checkbox"/>	Wafer Fab Site
		<input type="checkbox"/>	Wafer Fab Materials
		<input type="checkbox"/>	Wafer Fab Process

Notification Details

Description of Change:

Texas Instruments Incorporated is announcing an information only notification.

The product datasheet(s) is being updated as summarized below.

The following change history provides further details.



ADS54J20

SBAS766B – MAY 2016 – REVISED JANUARY 2017

Changes from Revision A (May 2016) to Revision B

Page

• Changed the <i>Device Comparison Table</i>	3
• Added the FOVR latency parameter to the <i>Timing Characteristics</i> table.....	12
• Added <i>SYSREF Not Present (Subclass 0, 2)</i> section.....	30
• Changed the number of clock cycles in the <i>Fast OVR</i> section.....	31
• Changed the <i>Register Map</i>	45
• Deleted register 39h, 3Ah, and 56h.....	45
• Changed <i>Power Supply Recommendations</i> section.....	75
• Added the <i>Power Sequencing and Initialization</i> section.....	76
• Added the <i>Receiving Notification of Documentation Updates</i> section.....	79

Changes from Revision A (October 2015) to Revision B	Page
• Added <i>Device Comparison Table</i>	4
• Added CDM row to <i>ESD Ratings</i> table.....	6
• Changed the minimum value for the input clock frequency in the <i>Recommended Operating Conditions</i> table	6
• Changed Sample Timing, <i>Aperture jitter</i> parameter typical specification in <i>Timing Characteristics</i> section.....	12
• Added the FOVR latency parameter to the <i>Timing Characteristics</i> table.....	12
• Changed <i>Overview</i> section	23
• Changed <i>Functional Block Diagram</i> section: changed Control and SPI block and added dashed outline to FOVR traces	23
• Changed <i>SYSREF Signal</i> section: changed Table 4 and added last paragraph.....	28
• Added <i>SYSREF Not Present (Subclass 0, 2)</i> section	29
• Changed the number of clock cycles in the <i>Fast OVR</i> section	30
• Deleted <i>Lane Enable with Decimation</i> subsection	39
• Added the <i>Program Summary of DDC Modes and JESD Link Configuration</i> table.....	41
• Added Figure 80 to <i>Register Maps</i> section	43
• Changed the <i>Register Map</i>	44
• Deleted register 39h, 3Ah, and 56h	44
• Added Table 53	61
• Changed <i>Power Supply Recommendations</i> section	75
• Added the <i>Power Sequencing and Initialization</i> section.....	76
• Added the <i>Receiving Notification of Documentation Updates</i> section	79

Changes from Revision B (August 2015) to Revision C	Page
• Changed the SFDR value in the last sub-bullet of the <i>Spectral Performance Features</i> bullet	1
• Changed <i>Device Information</i> table	1
• Added <i>Device Comparison Table</i>	5
• Added CDM row to <i>ESD Ratings</i> table.....	7
• Changed the minimum value for the input clock frequency in the <i>Recommended Operating Conditions</i> table	7
• Added minimum value to the ADC sampling rate parameter in the <i>Electrical Characteristics</i> table.....	8
• Added 720 MHz test condition rows to SNR, NSD, SINAD, SFDR, HD2, HD3, Non HD2, HD3, THD, and SFDR_IL parameters of <i>AC Characteristics</i> table.....	9
• Changed typical specification of SFDR parameter in <i>AC Characteristics</i> table.....	10
• Changed Sample Timing, <i>Aperture jitter</i> parameter typical specification in <i>Timing Characteristics</i> section.....	13
• Added the FOVR latency parameter to the <i>Timing Characteristics</i> table.....	13
• Added Figure 10	16
• Added <i>Typical Characteristics: Contour</i> section.....	24
• Changed <i>Overview</i> section	26
• Changed <i>Functional Block Diagram</i> section: changed Control and SPI block and added dashed outline to FOVR traces	26
• Added Figure 60 and text reference to <i>Analog Inputs</i> section.....	28
• Changed <i>SYSREF Signal</i> section: changed Table 4 and added last paragraph.....	31
• Added <i>SYSREF Not Present (Subclass 0, 2)</i> section.....	32
• Changed the number of clock cycles in the <i>Fast OVR</i> section	33
• Changed Table 10 and Table 11	41
• Changed Table 12 and Table 13	42
• Deleted <i>Lane Enable with Decimation</i> subsection	42
• Added the <i>Program Summary of DDC Modes and JESD Link Configuration</i> table.....	43

• Added Figure 83 to <i>Register Maps</i> section	45
• Changed Table 15	46
• Deleted register 39h, 3Ah, and 56h	46
• Changed <i>Example Register Writes</i> section	48
• Updated register descriptions	49
• Added Table 51	62
• Deleted row for bit 1 in Table 60 as bit 1 is included in last table row	67
• Changed Table 65	70
• Changed internal aperture jitter value in <i>SNR and Clock Jitter</i> section	73
• Changed Figure 132	73
• Changed <i>Power Supply Recommendations</i> section	76
• Added the <i>Power Sequencing and Initialization</i> section	77
• Added <i>Documentation Support</i> and <i>Receiving Notification of Documentation Updates</i> sections	80



Changes from Revision B (February 2016) to Revision C

Page

• Added <i>Device Comparison Table</i>	5
• Added the FOVR latency parameter to the <i>Timing Characteristics</i> table	12
• Added <i>SYSREF Not Present (Subclass 0, 2)</i> section	27
• Changed the number of clock cycles in the <i>Fast OVR</i> section	28
• Changed the <i>Register Map</i>	40
• Deleted register 39h, 3Ah, and 56h	40
• Changed the <i>SNR versus Input Frequency and External Clock Jitter</i> figure	67
• Changed <i>Power Supply Recommendations</i> section	70
• Added the <i>Power Sequencing and Initialization</i> section	71
• Added <i>Documentation Support</i> and <i>Receiving Notification of Documentation Updates</i> sections	74
• Added the <i>Receiving Notification of Documentation Updates</i> section	74

The datasheet number will be changing.

Device Family	Change From:	Change To:
ADS54J20	SBAS766A	SBAS766B
ADS54J40	SBAS714A	SBAS714B
ADS54J60	SBAS706B	SBAS706C
ADS54J69	SBAS713B	SBAS713C

These changes may be reviewed at the datasheet links provided.

- <http://www.ti.com/product/ADS54J20>
- <http://www.ti.com/product/ADS54J40>
- <http://www.ti.com/product/ADS54J60>
- <http://www.ti.com/product/ADS54J69>

Reason for Change:

To more accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

Changes to product identification resulting from this PCN:

None.			
Product Affected:			
ADS54J20IRMP	ADS54J20IRMPT	ADS54J40IRMP	ADS54J40IRMPT
ADS54J60IRMP	ADS54J60IRMPT	ADS54J69IRMP	ADS54J69IRMPT

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com