48 20E

47 **∏** 1A1

46 1A2

45 GND

44 1 1A3

43 1 1A4 42 V_{CC}

41 🛮 2A1

40 T 2A2

39 GND

38 2A3

37 **∏** 2A4

36 3A1

35 ¶ 3A2

34 GND

33 3A3

32 II 3A4

31 V_{CC}

30 **4**A1

29**∏** 4A2

28 GND

27 4A3

26 4A4

25 3OE

DGG OR DGV PACKAGE

(TOP VIEW)

10E

1Y1 2

1Y2 3

GND 4

1Y3 🛮 5

1Y4 **6**

V_{CC} ∐ 7

2Y1 8

2Y2 🛮 9

GND 10

2Y4 II 12

3Y1 13

3Y2 **∏** 14

GND [] 15

3Y3 **1** 16

V_{CC} 4 18

4Y1 [19

4Y2 **∏** 20

GND 21

4Y3 22

4Y4 **1**23

3Y4 ∏ 17

11

2Y3

Member of the Texas Instruments Widebus™ Family

- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 1.8 ns at 1.8 V
- Low Power Consumption, 20-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKA	_{GE} †	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUCH16244DGGR	AUCH16244
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AUCH16244DGVR	MJ244
	VFBGA – GQL	Tape and reel	SN74AUCH16244GQLR	MJ244

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright @ 2002, Texas Instruments Incorporated


SCES391E - MARCH 2002 - REVISED DECEMBER 2002

description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

GQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2 <mark>OE</mark>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	Vcc	Vcc	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	Vcc	Vcc	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4OE	NC	NC	NC	NC	3OE


NC - No internal connection

FUNCTION TABLE (each 4-bit buffer)

INP	UTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z



logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 3.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance o	r power-off state, V _O
(see Note 1)	0.5 V to 3.6 V
Output voltage range, V _O (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	ge 70°C/W
DGV packag	le 58°C/W
GQL packag	e 42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES391E - MARCH 2002 - REVISED DECEMBER 2002

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	Vcc		
VIН	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	0.65 × V _{CC}		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
VIL	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V		0.7	
٧ı	Input voltage		0	3.6	V
٧o	Output voltage		0	Vcc	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
IOH	High-level output current	V _{CC} = 1.4 V		– 5	mA
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
loL	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
		V _{CC} = 0.8 V		20	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.3 V		15	ns/V
		$V_{CC} = 1.6 \text{ V}, 1.95 \text{ V}, \text{ and } 2.7 \text{ V}$		10	
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT	
	$I_{OH} = -100 \mu\text{A}$	0.8 V to 2.7	V V _{CC} -(0.1			
	$I_{OH} = -0.7 \text{ mA}$	0.8 V		0.55			
Vari	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			V	
VOH	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V	
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8				
	$I_{OL} = 100 \mu\text{A}$	0.8 V to 2.7	′ V		0.2		
	$I_{OL} = 0.7 \text{ mA}$	0.8 V		0.25			
l va	$I_{OL} = 3 \text{ mA}$	1.1 V			0.3	V	
VOL	I _{OL} = 5 mA	1.4 V			0.4	V	
	I _{OL} = 8 mA	1.65 V			0.45		
	$I_{OL} = 9 \text{ mA}$	2.3 V			0.6		
I _I A or OE inputs	V _I = V _{CC} or GND	0 to 2.7 \	′		±5	μΑ	
	V _I = 0.35 V	1.1 V	10				
l. ₊	V _I = 0.47 V	1.4 V	15			μΑ	
I _{BHL} ‡	V _I = 0.57 V	1.65 V	20				
	V _I = 0.7 V						
	V _I = 0.8 V	1.1 V	-10				
8	V _I = 0.9 V	1.4 V	-15			4	
I _{BHH} §	V _I = 1.07 V	1.65 V	-20			μΑ	
	V _I = 1.7 V	2.3 V	-40				
		1.3 V	75				
•	V 045 V	1.6 V	125			4	
^I BHLO [¶]	$V_I = 0$ to V_{CC}	1.95 V	175			μΑ	
		2.7 V	275				
		1.3 V	-75				
	V 045 V	1.6 V	-125				
^І внно [#]	VI = 0 to VCC	1.95 V	-175			μΑ	
		2.7 V	-275				
l _{off}	V_I or $V_O = 2.7 V$	0			±10	μΑ	
I _{OZ}	V _O = V _{CC} or GND	2.7 V			±10	μА	
¹ CC	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7	' V		20	μΑ	
Ci	$V_I = V_{CC}$ or GND	2.5 V		3	4.5	pF	
Co	V _O = V _{CC} or GND	2.5 V		4	7	pF	

[†] All typical values are at $T_A = 25$ °C.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 $[\]P$ An external driver must source at least $I_{\mbox{\footnotesize{BHLO}}}$ to switch this node from low to high.

 $^{^{\#}}$ An external driver must sink at least IBHHO to switch this node from high to low.

SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES391E - MARCH 2002 - REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} =	: 1.2 V .1 V	V _{CC} =	= 1.5 V .1 V	_	C = 1.8 0.15 V		V _{CC} =		UNIT
L		(INT OT)	(0011 01)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
	^t pd	А	Υ	5.4	0.8	2.8	0.6	1.9	0.7	1.3	1.8	0.5	1.8	ns
	t _{en}	ŌĒ	Υ	8	1	4.4	0.7	2.6	0.8	1.4	2.5	0.6	1.9	ns
Γ	^t dis	ŌĒ	Υ	12	1.9	4.9	1	4.6	1.5	2.6	4	0.5	2	ns

operating characteristics, T_A = 25°C

	PARAMETE	D.	TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V	UNIT
	FARAMETE	N.	CONDITIONS	TYP	TYP	TYP	TYP	TYP	ONII
C _{pd}	Power	Outputs enabled	f = 10 MHz	21	22	23	25	30	pF
Ора	dissipation capacitance	Outputs disabled	1 = 10 WHZ	1	1	1	1	1	рг




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND

VCC	CL	RL	$v_{\scriptscriptstyle\Delta}$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

20-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUCH16244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUCH16244	Samples
SN74AUCH16244DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MJ244	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





20-Jan-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Jan-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUCH16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AUCH16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

www.ti.com 21-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUCH16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AUCH16244DGVR	TVSOP	DGV	48	2000	853.0	449.0	35.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated