

DBB PACKAGE

SCES082I-AUGUST 1996-REVISED JULY 2004

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 26- Ω Series **Resistors, So No External Resistors Are** Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 1-bit to 2-bit address driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	(TOP VI	EW)
2V2 [JU	80 1Y3
2Y2 [1Y2 [1	E
GND	2	
2Y1	3	E
1Y1 [4	E
V _{cc}	5 6	E
A2 [7 8	74] 1Y5 73] 2Y5
	o 9	73 213 72 GND
	9 10	71 1Y6
A4 [11	70 2Y6
GND [12	69 GND
A5 [13	68 1Y7
A6 [14	67 2Y7
V _{CC}	15	66 V _{CC}
A7 [16	65 1Y8
A8 [17	64 2Y8
	18	63 GND
A9 [19	62 1Y9
OE1	20	61 2Y9
OE2	21	60 1Y10
A10 🛛	22	59 2Y10
GND [23	58 GND
A11 [24	57] 1Y11
A12 [25	56 2Y11
V _{CC} [26	55 🛛 V _{CC}
A13 [27	54] 1Y12
A14 [28	53 2Y12
GND [29	52 GND
A15 [30	51] 1Y13
A16 [31	50] 2Y13
GND	32	49 GND
A17 [33	48 [] 1Y14
A18 [34	47 2Y14
V _{cc}	35	46 V _{CC}
2Y18	36	45 1Y15
1Y18	37	44 2Y15
	38	43 GND
2Y17	39	42 1Y16
1Y17 [40	41 2Y16

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES082I-AUGUST 1996-REVISED JULY 2004




ORDERING INFORMATION


T _A	PAC	KAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TVSOP - DBB	Tape and reel	SN74ALVCH162830GR	ALVCH162830	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	INPUTS		OUTPUTS			
OE1	OE2	Α	1Yn	2Yn		
L	Н	Н	н	Z		
L	Н	L	L	Z		
н	L	Н	Z	н		
н	L	L	Z	L		
L	L	Н	н	н		
L	L	L	L	L		
н	н	Х	Z	z		

FUNCTION TABLE





To 17 Other Channels



SCES082I-AUGUST 1996-REVISED JULY 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	4.6	V
VI	Input voltage range ⁽²⁾				4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V ₁ < 0			-50	mA
Ι _{οκ}	Output clamp current	V ₀ < 0		·	-50	mA
I _O	Continuous output current				±50	mA
	Continuous current through each V_{CC} or	GND			±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			64	°C/W	
T _{stg}	Storage temperature range			-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V, maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Input transition rise or fall rate	V _{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-2	
.	Lich lovel output ourrent	V _{CC} = 2.3 V		-6	~ ^
I _{ОН}	High-level output current	$V_{CC} = 2.7 V$		-8	mA
		$V_{CC} = 3 V$		-12	
		V _{CC} = 1.65 V		2	
Ι.		V _{CC} = 2.3 V		6	mA
I _{OL}	Low-level output current	V _{CC} = 2.7 V		8	
		$V_{CC} = 3 V$		12	
$\Delta t / \Delta v$	Input transition rise or fall rate	•		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES082I-AUGUST 1996-REVISED JULY 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
		I _{OH} = -2 mA	1.65 V	1.2				
		I _{OH} = -4 mA	2.3 V	1.9				
/ _{OL}		2.3 V	1.7			V		
V _{OL}		I _{OH} = -6 mA	3 V	2.4				
l(hold)	I _{OH} = -8 mA	2.7 V	2					
	/OL (hold)	I _{OH} = -12 mA	3 V	2				
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
		I _{OL} = 2 mA	1.65 V			0.45		
		I _{OL} = 4 mA	2.3 V			0.4		
V _{OL}		2.3 V			0.55	V		
		I _{OL} = 6 mA	3 V			0.55		
	I _{OL} = 8 mA	2.7 V			0.6			
		I _{OL} = 12 mA	3 V			0.8		
l _l		$V_1 = V_{CC}$ or GND	3.6 V			±5	μA	
		V ₁ = 0.58 V	1.65 V	25				
		V ₁ = 1.07 V	1.65 V	-25				
		/ ₁ = 0.7 V 2.3 V 45						
I _{I(hold)}		V ₁ = 1.7 V	2.3 V	-45			μA	
		V ₁ = 0.8 V	3 V	75				
		V ₁ = 2 V	3 V	-75				
I _{oz}		$V_1 = 0$ to 3.6 V ⁽²⁾	3.6 V			±500		
		$V_{O} = V_{CC} \text{ or } GND$	3.6 V			±10	μΑ	
		$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V			40	μΑ	
ΔI_{CC}		One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μΑ	
	Control inputs		221/		4.5		~F	
Ci	Data Inputs	$V_{I} = V_{CC}$ or GND	3.3 V		5		pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7.5		pF	

Texas

TRUMENTS www.ti.com

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2 ± 0.2	2.5 V V	V _{CC} = 2.7 V		V _{CC} = 3 ± 0.3	.3 V V	UNIT	
	(INFUT)	(INPUT)	(001901)	TYP	MIN	MAX	MIN MA	Х	MIN	MAX	
t _{pd}	А	Y	(1)	1.2	3.8		4	1.7	3.5	ns	
t _{en}	ŌĒ	Y	(1)	1	5.7	5	.7	1	4.8	ns	
t _{dis}	OE	Y	(1)	1.5	6.2	5	.4	1.7	5.2	ns	

(1) This information was not available at the time of publication.



SCES082I-AUGUST 1996-REVISED JULY 2004

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$


	PARAMETER		TEST CONDITIONS			V _{CC} = 3.3 V	UNIT
				TYP	TYP	TYP	
	Power dissipation capacitance	All outputs enabled	C = 0 pE f = 10 MHz	(1)	50	54	рF
Cpd	per bit (two outputs switching)	All outputs disabled	C _L = 0 pF, f = 10 MHz	(1)	8	8	рг

(1) This information was not available at the time of publication.



SCES082I-AUGUST 1996-REVISED JULY 2004


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

V	IN	PUT	V	N	6	Р	V
V _{cc}	VI	t _r /t _f	V _M	V _{LOAD}	C _L R _L		V_{Δ}
1.8 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH162830GR	ACTIVE	TSSOP	DBB	80	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162830	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


MECHANICAL DATA

MTSS005D - JANUARY 1995 - REVISED MARCH 2002

DBB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

80 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC : 80 Pin – MO-153 Variation FF

100 Pin – MO-194 Variation BB



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated