					T					
PCN Number:	20191117				PCN Date:	Ja	Jan. 14, 2020			
Title: Datasheet f	or LMX2	595								
Customer Contact: PCN Manage			<u>er</u>)e _l	ot:	Quality Service	:S
Change Type:										
Assembly Site							Wafer	Bump Site		
Assembly Proces	S		□ Data Sheet			Wafer Bump Materia		Bump Material		
Assembly Materi		Part number change		per change	Wafer Bump Process					
Mechanical Spec			Щ	Test Site					Fab Site	
Packing/Shipping	g/Labelin	ıg		Test Proce	ess				Fab Materials	
	☐ Wafer Fab Process									
			N	otification	on Details					
Description of Char										
Texas Instruments In							no	tificatio	n.	
The product datashed						Ν.				
The following change	history	provid	es	further det	ails.					
TEXAS INSTRUMENTS									LMX2	505
INSTRUMENTS							SNA	S736C _ IIII	NE 2017-REVISED APRIL	
							0147	01000 00	THE ZOTT THE VIOLED AN THE	2010
Changes from Revision	B (March 2	018) to	Rev	ision C					Pa	
Changed the maximum output frequency from 19 GHz to 20 GHz everywhere in the data sheet. The newly						age				
Changed the maximur	n output fre	auencv f	from	19 GHz to 20	GHz everywhere ir	the	data	a sheet. T	he newly	age
 Changed the maximur recommended value for 					•					age
recommended value for high frequency perform	or the DBLR nance. The	R_IBIAS_ old valu	_CT e (1	RL1 (R25[15:0 572) for the DI]) extended the outp BLR_IBIAS_CTRL1	out fro	equ supp	ency rang oorts up to	ge and improved o 19-GHz output	_
recommended value for high frequency perform and specs characterize	or the DBLR nance. The ed in the <i>Ele</i>	R_IBIAS_ old valu ectrical (_CT e (1 Chai	RL1 (R25[15:0 572) for the Di racteristics tab]) extended the out BLR_IBIAS_CTRL1 le. The new value (out frostill s 3115)	equ supp pro	ency rang oorts up to ovides a b	ge and improved o 19-GHz output oonus in performance.	_
recommended value for high frequency perform	or the DBLR nance. The ed in the <i>Ele</i> nded bypass	R_IBIAS_ old value ectrical (s capacit	_CT e (1 Chai tor v	RL1 (R25[15:0 572) for the Di racteristics tab ralues for Vcc]) extended the out _l BLR_IBIAS_CTRL1 le. The new value (pins 7, 11, 15, 21, 2	out fr still s 3115) 26 and	equ supp pro d 37	ency rang oorts up to ovides a b 7, as these	ge and improved o 19-GHz output oonus in performance. e capacitor values	1
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and Added test condition.	or the DBLR nance. The led in the <i>Ele</i> lided bypass I the power DBLR_IBIAS	R_IBIAS_ old valu- ectrical (s capacit supply f S_CTRL	_CT e (1 Chai tor v ilter .1 =	RL1 (R25[15:0 572) for the DI racteristics tab values for Vcc ing design is u 1572" for Pout]) extended the out BLR_IBIAS_CTRL1 le. The new value (pins 7, 11, 15, 21, 2 p to the user r, L _{VCO2X} and H1/2,	out from still s 3115) 36 and sin ord	equ supp) pro d 37	ency rang ports up to ovides a b 7, as these o o emphas	ge and improved to 19-GHz output toonus in performance. to capacitor values to capacitor values to capacitor values	1
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and Added test condition "I data are taken while D	or the DBLR nance. The led in the <i>Ele</i> ded bypass the power DBLR_IBIAS BLR_IBIAS	R_IBIAS_ old value ectrical (s capacit supply f S_CTRL 6_CTRL1	CTI e (1 Chai tor v ilter .1 =	RL1 (R25[15:0 572) for the Di racteristics tab ralues for Vcc ing design is u 1572" for Pout set to the old v]) extended the out BLR_IBIAS_CTRL1 le. The new value (ipins 7, 11, 15, 21, 2 p to the user r, L _{VCO2X} and H1/2, alue (1572). With the	out from still sti	equ supp) pro d 37 ler t giste	ency rang ports up to ovides a b 7, as these o emphas er set to 3	ge and improved to 19-GHz output conus in performance. e capacitor values size that these 8115, these specs	1
recommended value for high frequency perform and specs characteriz. Deleted the recommer are not mandatory and Added test condition "I data are taken while D can be improved. The	or the DBLR nance. The ed in the Ele ided bypass I the power DBLR_IBIAS BLR_IBIAS details can	R_IBIAS_ old value ectrical (s capacit supply f S_CTRL1 be found	_CT e (1 Char tor v ilter .1 = I is s d in	RL1 (R25[15:0 572) for the Di racteristics tab values for Vcc ing design is u 1572" for Pour set to the old v the application]) extended the out BLR_IBIAS_CTRL1 le. The new value (i pins 7, 11, 15, 21, 2 p to the user r, L _{VCO2X} and H1/2, alue (1572). With thes section	out from still sti	equ supp) pro d 37 ler t giste	ency rang ports up to povides a b 7, as these o emphas er set to 3	ge and improved to 19-GHz output conus in performance. to capacitor values	1
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and Added test condition "I data are taken while D	or the DBLR nance. The ed in the Ele ided bypass I the power DBLR_IBIAS details can /CO double	R_IBIAS_ old valu- ectrical (s capacit supply f S_CTRL1 be founder output	CT e (1 Chai tor v ilter .1 = I is s d in	RL1 (R25[15:0 572) for the Di racteristics tab values for Vcc ing design is u 1572" for Pour set to the old v the application ge in EC table]) extended the out BLR_IBIAS_CTRL1 le. The new value (in pins 7, 11, 15, 21, 2 p to the user p, L _{VCO2X} and H1/2, alue (1572). With the properties of the output.	out from still sti	equ supp d 37 ler t giste 	ency rang ports up to povides a b 7, as these o emphas er set to 3	ge and improved to 19-GHz output conus in performance. to capacitor values to capacito	1
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and Added test condition "I data are taken while D can be improved. The Added a new row for vange is extended to 2 Added table note for E	or the DBLR nance. The ed in the Ele ided bypass I the power DBLR_IBIAS details can I/CO double 0 GHz C table stat	R_IBIAS_ old value ectrical (s capacit supply f S_CTRL1 be founder output ting that	CTI e (1 Chai tor v ilter 1 = I is s d in rang	RL1 (R25[15:0 572) for the Di racteristics tab values for Vcc ing design is u 1572" for Pour set to the old v the application ge in EC table]) extended the out BLR_IBIAS_CTRL1 le. The new value (i pins 7, 11, 15, 21, 2 p to the user r, L _{VCO2X} and H1/2, alue (1572). With the as section	out from still sti	equ supp prod 37 ler t gisto 1 s 	ency rang ports up to ovides a b 7, as these o emphas er set to 3	ge and improved to 19-GHz output conus in performance. e capacitor values size that these sal15, these specs the frequency se floor with	1
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and data are taken while Dican be improved. The Added a new row for vange is extended to 2. Added table note for Edoubler enabled can be.	or the DBLR nance. The ed in the Eld in the Eld in the power DBLR_IBIAS details can 'CO double O GHz	R_IBIAS_ old valuectrical (s capacit supply f S_CTRL1 be founder output ting that by settin	_CT e (1 Chai ttor v filter .1 = 1 is s d in rang the	RL1 (R25[15:0 572) for the DI racteristics tab ralues for Vcc ing design is u 1572" for Pour set to the old v the application ge in EC table performance of DBLR_IBIAS_C]) extended the out BLR_IBIAS_CTRL1 le. The new value (ipins 7, 11, 15, 21, 2 p to the user	out from still significant sti	equ bupp prod 37 ler t gisto 1 s 	ency rang ports up to ovides a b 7, as these o emphas er set to 3	ge and improved to 19-GHz output to onus in performance. The capacitor values that these that these specs the frequency se floor with	1 7 9 9 9
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and data are taken while Dican be improved. The Added a new row for vange is extended to 2. Added table note for Edoubler enabled can be.	or the DBLR nance. The ed in the Eld ided bypass the power DBLR_IBIAS BLR_IBIAS details can CO double O GHz C table stat e improved C_ORDER'	R_IBIAS_ old valuectrical (s capacit supply f S_CTRL1 be found or output ting that by settin to 'MASI	_CT e (1 Chai tor v filter 1 = 1 is s d in rang the H_C	RL1 (R25[15:0 572) for the DI racteristics tab values for Vcc ing design is u 1572" for Pour set to the old v the application ge in EC table performance of DBLR_IBIAS_C]) extended the out BLR_IBIAS_CTRL1 le. The new value (in pins 7, 11, 15, 21, 2 p to the user	out from still significant still significant still significant still significant still still significant still significa	equ) prod 37 ler t ler t .1 s 	ency rang ports up to ovides a b 7, as these o emphaser set to 3 et to 3115	ge and improved to 19-GHz output conus in performance. e capacitor values size that these 8115, these specs 5. The frequency se floor with	1 7 9 9 9
recommended value for high frequency perform and specs characteriz. Deleted the recommer are not mandatory and data are taken while D can be improved. The Added a new row for N range is extended to 2 Added table note for E doubler enabled can be Changed all the 'FRAC. Changed the names of	or the DBLR nance. The ed in the Ele ided bypass the power DBLR_IBIAS details can CO double O GHz C table stat e improved C_ORDER' f timing spe	R_IBIAS_ old valuectrical (s capacit supply f S_CTRL1 be found r output ting that by settil to 'MASI ecs to alignees	_CT e (1 Chai tor v 1 = 1 I is s d in rang the ng E H_C gn v	RL1 (R25[15:0 572) for the Di racteristics tab values for Vcc ing design is u 1572" for Pour set to the old v the application ge in EC table performance of DBLR_IBIAS_C DRDER' to avoi]) extended the out BLR_IBIAS_CTRL1 le. The new value (in pins 7, 11, 15, 21, 2 p to the user	out from still sti	equisupposed of the sequence o	ency rang ports up to ovides a b 7, as these o emphaser set to 3 et to 3115 er and nois	ge and improved to 19-GHz output conus in performance. e capacitor values size that these shalls, these specs. 5. The frequency se floor with	1 7 9 9 9 9
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and the test condition. Added test condition. If data are taken while Dican be improved. The the Added a new row for the test and	or the DBLR nance. The ed in the Ele ided bypass I the power DBLR_IBIAS details can /CO double 0 GHz C table stat e improved C_ORDER' f timing spe	R_IBIAS_ old valuectrical (s capacit supply f S_CTRL1 CTRL1 be found routput ting that by setting the discrete to 'MASI acs to aliques to al	_CTI e (1 Chair chair the is s d in rang the mg E H_C ggn v	RL1 (R25[15:0 572) for the DI racteristics tab values for Vcc ing design is under the application ge in EC table performance of DBLR_IBIAS_CORDER' to avoid with timing diagonal control of the performance of DRDER' to avoid the application performance of DBLR_IBIAS_CORDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the DRDER' to avoid the DRDER' to avoid the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the DRDER' to avoid the timing diagonal control of the DRDER' to avoid the DRDER' the DRDER' to avoid the DRDER' to avo]) extended the out BLR_IBIAS_CTRL1 le. The new value (in pins 7, 11, 15, 21, 2 pp to the user	out firstill (still still stil	equi proprieta (1975) er to service (1975)	ency rang ports up to ports up	ge and improved to 19-GHz output conus in performance. e capacitor values size that these s115, these specs 5. The frequency se floor with	1 7 9 9 9 10
recommended value for high frequency perform and specs characterize. Deleted the recommer are not mandatory and the area taken while Dican be improved. The Added a new row for angle is extended to 2. Added table note for Edoubler enabled can be Changed all the 'FRAC'. Changed the names of to tech.	or the DBLR nance. The ed in the Ele ided bypass I the power DBLR_IBIAS details can CO double O GHz C table stat e improved c_ORDER' if timing spe to t _{CR} f timing spe	R_IBIAS_ old value ectrical (s capacit supply f S_CTRL1 be founder output ting that by setting to 'MASI ecs to alignees are alignees as a lignees are alignees as a lignees are alignees are al	_CTT e (1 Chair Chair Chair I = 1 I is s d in the ng E H_C ggn v	RL1 (R25[15:0 572) for the DI racteristics tab ralues for Vcc ing design is u 1572" for Pour set to the old v the application ge in EC table performance of DBLR_IBIAS_C DRDER' to avoil with timing diag	I) extended the outpBLR_IBIAS_CTRL1 le. The new value (ipins 7, 11, 15, 21, 2 p to the user	out firstill (still still stil	equisuppose of the sequence of	ency rang ports up to povides a b 7, as these o emphaser set to 3 et to 3115 er and nois to t _{DCS} , t _{Cl}	ge and improved to 19-GHz output to 19-GHz output to 20 to 19-GHz ou	1 7 9 9 9 10

Changed the phase noise plot for 18- and 19-GHz frequency output after changing DBLR_IBIAS_CTRL1

	(R25[15:0]) to the new value			15		
•	Changed the f _{OUT} test conditions in the <i>Closed-Lo</i> to 14 GHz / 4 = 3.5 GHz			16		
•	Changed the Output Power vs Pull-up graph. Output power below 15GHz is shown in "output power across frequency"; output power above 15GHz is shown in "output power vs temperature with doubler".					
•	Split the <i>Output Power vs Temperature</i> typical pe <i>Without Doubler</i> , which goes up to 15 GHz, and GHz and 21 GHz. The data for "without doubler" impact performance under 15 GHz, while the data (R25[15:0]) set to the new value (3115)	Output Power vs Temperature With I is unchanged because change of Di a for "with doubler" plot is taken with	Doubler that is between 15 BLR_IBIAS_CTRL1 does not DBLR_IBIAS_CTRL1	17		
	Added Normalized Output Power Across OUTA_PWR With Resistor Pullup graph					
	Changed "Vtune" to "Indirect Vtune" when LD_TYPE = 1					
	Changed description for LD_TYPE.					
	Added description of Indirect Vtune.					
•	Added description for the 'no assist' mode, mphasized the effect of VCO_SEL, VCO_DACISET_STRT and VCO_CAPCTRL_STRT under 'no assist' mode, and added recommended values for these registers					
•	Added description for the 'full assist' mode to allow the user to set VCO amplitude and capcode using linear interpolation under certain conditions					
•	Changed OUTx_PWR Recommendations for Res	sistor Pullup table		27		
•	Added description for category 3 of SYNC feature	e stating that FCAL_EN needs to be	1	31		
•	Changed description of MASH_SEED			31		
•	Added 10-ms wait time before re-programming re	egister R0 in recommended initial po	wer-up sequence	42		
•	Added the General Programming Requirements s	section based on frequently asked q	uestions	42		
•	Changed register R4 in the register map to: exposed ACAL_CMP_DLY					
•	Changed the register R20[14] value from 0 to 1 in the full register map to match the R20 register description					
•	Changed register R25 in the register map; expos			44		
•	Changed the R0[14] register field name in the reg to align with the rest of the data sheet			48		
•	Added recommended value for register CAL_CLF	<_DIV when lock time is not of conce	ern	48		
•	Changed the typo for register 'VCO_DACISET' in map. The full register map and register description			50		
•	Added description to the R4[15:8]: ACAL_CMP_E	DLY register		50		
•	Deleted the bit description '0: disabled; 1: enable	d' for register 'PLL_N'		51		
	Added description to the R60[15:0] LD DLY regi	ister		53		
•	Added description for register R25[15:0]: DBLR_ to 0x0C2B	IBIAS_CTRL1 and changed the def	ault register value from 0x0624			
	 Changed the R31[14] register name from CHDIV_DIV2 to SEG1_EN to align with the naming in the TICS Pro GUI 					
	Changed the R105[1:0] field name from RAMP_		_			
•	Added application section "Performance Compa DBLR_IBIAS_CTRL1 (R25[15:0])" to compare the values.	ne performance with old and new DE	LR_IBIAS_CTRL1 (R25[15:0])	62		
	Added the Bias Levels of Pins table					
	datasheet number will be changing.	Chango From:	Chango To:			
De	vice Family	Change From:	Change To:			
LM	X2595	SNAS736B	SNAS736C			
he	se changes may be reviewed at the o	latasheet links provided.				
	://www.ti.com/product/LMX2595	•				
Rea	son for Change:					
	accurately reflect device characteristic	CS.				

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):					
No anticipated impact. This is a specification change announcement only. There are no changes					
to the actual device.					
Changes to product identification resulting from this PCN:					
None.					
Product Affected:					
LMX2595RHAR	LMX2595RHAT				

For questions regarding this notice, e-mails can be sent to the contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN www admin_team@list.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.