











SN74LV32A

SCLS385K - SEPTEMBER 1997 - REVISED DECEMBER 2014

# SN74LV32A Quadruple 2-Input Positive-Or Gates

#### **Features**

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 200-V Machine Model
  - 1000-V Charged-Device Model

## 2 Applications

- **Printers**
- E-Meters
- Motor Controls: Permanent Magnets
- Servers and High Performance Computing
- Automotive Infotainment

## 3 Description

This quadruple 2-input positive-OR gates is designed for 2-V to 5.5-V  $V_{CC}$  operation.

The SN74LV32A device performs the Boolean function Y = A + B or  $Y = \overline{A} \bullet \overline{B}$  in positive logic.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	TVSOP (14)	3.60 mm x 4.40 mm		
	SOIC (14)	8.65 mm × 3.91 mm		
SN74LV32A	VQFN (14)	3.50 mm x 3.50 mm		
	SSOP (14)	6.20 mm x 5.30 mm		
	TSSOP (14)	5.00 mm x 4.40 mm		

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic





## **Table of Contents**

1	Features 1	9	Detailed Description	9
2	Applications 1		9.1 Overview	
3	Description 1		9.2 Functional Block Diagram	9
4	Simplified Schematic 1		9.3 Feature Description	9
5	Revision History2		9.4 Device Functional Modes	9
6	Pin Configuration and Functions	10	Application and Implementation	10
7	Specifications4		10.1 Application Information	
•	7.1 Absolute Maximum Ratings 4		10.2 Typical Application	10
	7.2 ESD Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	12
	7.4 Thermal Information		12.1 Layout Guidelines	12
	7.5 Electrical Characteristics 6		12.2 Layout Example	
	7.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V 6	13	Device and Documentation Support	12
	7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		13.1 Related Links	12
	7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		13.2 Trademarks	12
	7.9 Noise Characteristics		13.3 Electrostatic Discharge Caution	12
	7.10 Operating Characteristics		13.4 Glossary	12
	7.11 Typical Characteristics 7	14	Mechanical, Packaging, and Orderable	10
8	Parameter Measurement Information 8		Information	12

# 5 Revision History

## Changes from Revision J (April 2005) to Revision K


Page

•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Deleted Ordering Information table.	1
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	5




# 6 Pin Configuration and Functions

SN74LV32A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



# SN74LV32A . . . RGY PACKAGE (TOP VIEW)



#### **Pin Functions**

	PIN							
	SN74LV	/32A	TYPE	DESCRIPTION				
NAME	D, DB, DGV, NS, PW	RGY	1112	DESCRIPTION				
1A	1	1	I	1A Input				
1B	2	2	I	1B Input				
1Y	3	3	0	1Y Output				
2A	4	4	I	2A Input				
2B	5	5	I	2B Input				
2Y	6	6	0	2Y Output				
3Y	8	8	0	3Y Output				
3A	9	9	1	3A Input				
3B	10	10	1	3B Input				
4Y	11	11	0	4Y Output				
4A	12	12	I	4A Input				
4B	13	13	I	4B Input				
GND	7	7	_	Ground Pin				
V <sub>CC</sub>	14	14	_	Power Pin				

Copyright © 1997–2014, Texas Instruments Incorporated



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
$V_{CC}$	Supply voltage range		-0.5	7	V		
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V		
Vo	Voltage range applied to any output in the hig	Voltage range applied to any output in the high-impedance or power-off state (2)					
Vo	Output voltage range (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V			
I <sub>IK</sub>	Input clamp current	$V_I < 0$ or $V_I > V_{CC}$		-20	mA		
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		-50	mA		
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA		
	Continuous channel current through V <sub>CC</sub> or G		±50	mA			
T <sub>stg</sub>	Storage temperature range	Storage temperature range					

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 5.5 V maximum.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT				
V <sub>CC</sub>	Supply voltage		2	5.5	V				
		V <sub>CC</sub> = 2 V	1.5						
.,	LPak Java Parastasakana	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		.,				
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V				
		V <sub>CC</sub> = 4.5 V to 5.5 V	$V_{CC} \times 0.7$						
		V <sub>CC</sub> = 2 V		0.5					
.,	Laurania anti-anti-anti-anti-anti-anti-anti-anti-	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V				
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	V				
		V <sub>CC</sub> = 4.5 V to 5.5 V		$V_{CC} \times 0.3$					
VI	Input voltage		0	5.5	V				
Vo	Output voltage		0	$V_{CC}$	V				
		V <sub>CC</sub> = 2 V		-50	μΑ				
	Libert Level autout auront	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		-2					
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	mA				
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12					
		V <sub>CC</sub> = 2 V		50	μΑ				
	Low-level output current	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		2					
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6	mA				
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12					
		V <sub>CC</sub> = 2.3 to 2.7 V		200					
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V				
		V <sub>CC</sub> = 4.5 V to 5.5 V							
T <sub>A</sub>	Operating free-air temperature	·	-40	125	°C				

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 7.4 Thermal Information

				SN74	LV32A			
	THERMAL METRIC <sup>(1)</sup>	D	DBV	DVG	NS	PW	RGY	UNIT
		14 PINS						
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.6	107.1	129.0	90.7	122.6	57.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.9	59.6	52.1	48.3	51.4	70.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	44.8	54.4	62.0	49.4	64.4	33.6	
ΨЈТ	Junction-to-top characterization parameter	14.7	20.5	6.5	14.6	6.7	3.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.5	53.8	61.3	49.1	63.8	33.7	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	13.9	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Product Folder Links: SN74LV32A



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS	V	T <sub>A</sub>	= 25°C		−40°C to	85°C	-40°C to 1	25°C	LINUT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> – 0.1		V <sub>CC</sub> - 0.1		
V <sub>OH</sub>	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2		2		V
	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48		2.48		
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			3.8		3.8		
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1		0.1		0.1	
V <sub>OL</sub>	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4		0.4		0.4	V
	$I_{OL} = 6 \text{ mA}$	3 V			0.44		0.44		0.44	
	I <sub>OL</sub> = 12 mA	4.5 V			0.55		0.55		0.55	
l <sub>l</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1		±1		±1	μΑ
I <sub>cc</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20		20		20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5		5		5	μΑ
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND	3.3 V		3.3						nE
O <sub>i</sub>	AI = ACC OL GIAD	5 V		3.3						pF

## 7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO LOAD CAPACITANCE	T <sub>A</sub> =	T <sub>A</sub> = 25°C			-40°C to 85°C		-40°C to 125°C		
PARAMETER	(INPUT)		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or D	A or D	C <sub>L</sub> = 15 pF	7	′.1 <sup>(1)</sup>	12.8 <sup>(1)</sup>	1 <sup>(1)</sup>	15 <sup>(1)</sup>	1	16	20
<sup>t</sup> pd	A or B	Ť	$C_L = 50 pF$		9.6	16.2	1	19	1	20	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

				• •			, ,	•	,			
	PARAMETER	FROM	то	LOAD	T,	λ = 25°C	;	–40°C to	0°58 c	-40°C to	125°C	UNIT
	PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	۸ م. D	V	$C_{L} = 15 \text{ pF}$		5 <sup>(1)</sup>	7.9 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <sup>(1)</sup>	1	10.5		
	t <sub>pd</sub>	A or B	Ť	$C_{L} = 50 \text{ pF}$		6.9	11.4	1	13	1	14	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C	;	−40°C to	85°C	-40°C to	125°C	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	V	$C_{L} = 15 \text{ pF}$		3.6 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	7.5	
<sup>t</sup> pd		A or B	Ť	C <sub>L</sub> = 50 pF		4.9	7.5	1	8.5	1	9.5

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



### 7.9 Noise Characteristics(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	SI	UNIT		
	PARAMETER	MIN	TYP	MAX	UNII
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.2	8.0	V
$V_{OL(V)}$	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V <sub>OH</sub>		3.0		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


<sup>(1)</sup> Characteristics are for surface-mount packages only.


## 7.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST C	CONDITIONS	V <sub>CC</sub>	TYP	UNIT
_	Dower dissipation constitutes	C 50 pF	f 40 MHz	3.3 V	9.5	
Cp	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	11.5	pF


# 7.11 Typical Characteristics







#### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit And Voltage Waveforms



## 9 Detailed Description

#### 9.1 Overview

This quadruple 2-input positive-OR gate is designed for 2-V to 5.5-V V<sub>CC</sub> operation.

The SN74LV32A device performs the Boolean function Y = A + B or  $Y = \overline{A} \cdot \overline{B}$  in positive logic.

This part has low drive which produces slower rise and fall times that will reduce ringing on the output signal. The inputs and outputs are of high impedance when  $V_{CC} = 0 \text{ V}$ .

#### 9.2 Functional Block Diagram



Figure 4. Logic Diagram, Each Gate (Positive Logic)

### 9.3 Feature Description

- · Wide operating voltage range
  - Operates from 2 V to 5.5 V
- · Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Supports Live Insertion, Partial Power DownMode, and Back Drive Protection

#### 9.4 Device Functional Modes

Table 1. Function Table (Each Gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Х	Н
X	Н	Н
L	L	L

Copyright © 1997–2014, Texas Instruments Incorporated



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

SN74LV04A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5~V at any valid  $V_{CC}$  making it Ideal for down translation.

### 10.2 Typical Application




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Recommended Operating Conditions table.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



## **Typical Application (continued)**

#### 10.2.3 Application Curves



**Figure 6. Typical Application Curve** 

### 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Copyright © 1997–2014, Texas Instruments Incorporated



## 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 12.2 Layout Example




Figure 7. Layout Diagram

## 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV32A	Click here	Click here	Click here	Click here	Click here

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 1997–2014, Texas Instruments Incorporated

www.ti.com 13-Aug-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV32AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32ADE4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32ADRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV32A	Samples
SN74LV32APW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32APWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV32A	Samples
SN74LV32ARGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV32A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV32A:

Automotive: SN74LV32A-Q1

Enhanced Product: SN74LV32A-EP

#### NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 19-Jun-2021

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV32ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV32ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV32ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV32ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV32APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV32APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV32APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV32APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV32ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 19-Jun-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV32ADBR	SSOP	DB	14	2000	853.0	449.0	35.0
SN74LV32ADGVR	TVSOP	DGV	14	2000	853.0	449.0	35.0
SN74LV32ADR	SOIC	D	14	2500	853.0	449.0	35.0
SN74LV32ANSR	SO	NS	14	2000	853.0	449.0	35.0
SN74LV32APWR	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74LV32APWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LV32APWRG4	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74LV32APWT	TSSOP	PW	14	250	853.0	449.0	35.0
SN74LV32ARGYR	VQFN	RGY	14	3000	853.0	449.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated