



Sample &

Buy



TPS61200, TPS61201, TPS61202

SLVS577E - MARCH 2007 - REVISED DECEMBER 2014

Support &

Community

20

TPS6120x Low Input Voltage Synchronous Boost Converter With 1.3-A Switches

Technical

Documents

Features 1

- More than 90% Efficiency at
 - 300 mA Output Current at 3.3 V $(VIN \ge 2.4 V)$
 - 600 mA Output Current at 5 V (VIN \ge 3 V)
- Automatic Transition between Boost Mode and Down Conversion Mode
- Device Quiescent Current Less than 55 µA
- Startup into Full Load at 0.5 V Input Voltage
- Operating Input Voltage Range from 0.3 V to 5.5 V
- Programmable Undervoltage Lockout Threshold
- Output Short Circuit Protection Under all **Operating Conditions**
- Fixed and Adjustable Output Voltage Options from 1.8 V to 5.5 V
- Power Save Mode for Improved Efficiency at Low Output Power
- Forced Fixed Frequency Operation Possible
- Load Disconnect During Shutdown
- **Overtemperature Protection**
- Small 3 mm x 3 mm VSON-10 Package

Applications 2

- All Single-Cell, Two-Cell and Three-Cell Alkaline, NiCd or NiMH or Single-Cell Li Battery Powered Products
- Fuel Cell And Solar Cell Powered Products
- Portable Audio Players
- **PDAs**
- **Cellular Phones**
- Personal Medical Products
- White LED Driver

Typical Application

3 Description

Tools &


Software

The TPS6120x devices provide a power supply solution for products powered by either a single-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or onecell Li-Ion or Li-polymer battery. It is also used in fuel cell or solar cell powered devices where the capability of handling low input voltages is essential. Possible output currents depend on the input to output voltage ratio. The devices provide output currents of up to 600 mA at a 5-V output, while using a single-cell Li-Ion or Li-Polymer battery and discharges it down to 2.6 V. The boost converter is based on a fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters the Power Save mode to maintain a high efficiency over a wide load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency. The average input current is limited to a maximum value of 1500 mA. The output voltage is programmed by an external resistor divider, or is fixed internally on the chip. The converter can be disabled to minimize battery drain. During shutdown, the load is completely disconnected from the battery. The device is packaged in a 10-pin VSON package measuring 3 mm x 3 mm.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS6120x	VSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.





Page

STRUMENTS

EXAS

Table of Contents

1	Feat	Features 1						
2	Арр	Applications 1						
3	Des	cription 1						
4	Турі	cal Application 1						
5	Rev	ision History 2						
6	Dev	ice Options 4						
7	Pin	Configuration and Functions 4						
8	Spe	cifications5						
	8.1	Absolute Maximum Ratings 5						
	8.2	ESD Ratings 5						
	8.3	Recommended Operating Conditions5						
	8.4	Thermal Information 5						
	8.5	Electrical Characteristics 6						
	8.6	Typical Characteristics 7						
9	Para	meter Measurement Information 10						
10	Deta	ailed Description 11						
	10.1	Overview 11						
	10.2	Functional Block Diagram 11						

	10.3	Feature Description	12
	10.4	Device Functional Modes	13
11	Appl	ication and Implementation	14
	11.1	Application Information	14
	11.2	Typical Application	14
	11.3	System Examples	19
12	Pow	er Supply Recommendations	20
13	Layo	out	21
	13.1	Layout Guidelines	21
	13.2	Layout Example	21
	13.3	Thermal Considerations	21
14	Devi	ce and Documentation Support	22
	14.1	Related Links	22
	14.2	Trademarks	22
	14.3	Electrostatic Discharge Caution	22
	14.4	Glossary	22
15	Mecl	hanical, Packaging, and Orderable	
	Infor	mation	22

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2013) to Revision E

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
Cł	nanges from Revision C (September 2012) to Revision D Page
•	Changed the PS pin description From: Enable/disable Power Save mode (High = enabled, Low = disabled) To: Enable/disable Power Save mode (High = disabled, Low = enabled)
Cł	nanges from Revision B (FEBRUARY 2008) to Revision C Page
•	Changed Feature From: Small 3 mm x 3 mm QFN-10 Package To: Small 3 mm x 3 mm SON-10 Package 1
•	Changed Application From: White LED's To: White LED Driver
•	Changed the Available Device Options Package type From: 10-PIN QFN To: 10-Pin SON
•	Changed V_{SS} to V_{IN} in the Recommended Operating Conditions table
•	Changed From: DISSIPATION RATINGS TABLE To: Thermal Information table
•	Changed the Parameters and Test Conditions in the Electrical Characteristics table
•	Updated Figure 1 through Figure 11
•	Added C3 to the List of Components
•	Added text to the Input Capacitor section "An R-C filter may be placed"
•	Added Figure 26, Figure 27, and Figure 28
•	Added Figure 29



SLVS577E - MARCH 2007 - REVISED DECEMBER 2014

Changes from Revision A (JUNE 2007) to Revision B

Page

Changes from Original (MARCH 2007) to Revision A

Page


6 Device Options

T _A	OUTPUT VOLTAGE ⁽¹⁾	PART NUMBER ⁽²⁾
	Adjustable	TPS61200DRC
–40°C to 85°C	3.3 V	TPS61201DRC
	5 V	TPS61202DRC
	5 V	TPS61202DSC

(1) Contact the factory to check availability of other fixed output voltage versions.

(2) The DRC and the DSC package are available taped and reeled. Add R suffix to device type (e.g., TPS61200DRCR or TPS61202DSCR) to order quantities of 3000 devices per reel. It is also available in minireels. Add a T suffix to the device type (i.e. TPS61200DRCT or TPS61202DSCT) to order quantities of 250 devices per reel.

7 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
EN	6	I	Enable input (High = enabled, Low = disabled). Do not leave floating.	
Exposed thermal pad	_	_	Must be soldered to achieve appropriate power dissipation and mechanical reliability. Should be connected to PGND.	
FB	10	I	Voltage feedback of adjustable versions, must be connected to V_{OUT} at fixed output voltage versions	
GND	9		Control / logic ground	
PGND	4	_	Power ground	
PS	8	I	Enable/disable Power Save mode (High = disabled, Low = enabled). Do not leave floating.	
L	3	I	Connection for Inductor	
UVLO	7	I	Undervoltage lockout comparator input. Must be connected to VAUX if not used	
VAUX	1	I/O	Supply voltage for control stage	
VIN	5	I	Boost converter input voltage	
VOUT	2	0	Boost converter output	



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Input voltage range on VIN, L, VAUX, VOUT, PS, EN, FB, UVLO	-0.3	7	V
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±1500	V	
		Machine Model (MM) ⁽³⁾	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

(3) ESD testing is performed according to the respective JESD22 JEDEC standard.

8.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage at VIN	0.3	5.5	V
T _A	Operating free air temperature range	-40	85	°C
TJ	Operating junction temperature range	-40	125	°C

8.4 Thermal Information

		TF	TPS6120x		
	THERMAL METRIC ⁽¹⁾	DRC	DSC	UNIT	
		10 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.2	40.4		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	62.8	37.8		
$R_{\theta JB}$	Junction-to-board thermal resistance	16.6	15.4	°C/W	
ΨJT	Junction-to-top characterization parameter	1.2	0.3	°C/W	
ψ_{JB}	Junction-to-board characterization parameter	16.8	15.6		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.1	2.8		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

SLVS577E-MARCH 2007-REVISED DECEMBER 2014

8.5 Electrical Characteristics

over recommended junction temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

	PARAMETER	PARAMETER TEST CONDITIONS M		MIN	MIN TYP		UNIT
DC-DC S	TAGE						
V _{IN}	Input voltage range			0.3		5.5	V
V _{IN}	Minimum input voltage a	t startup				0.5	V
V _{OUT}	TPS61200 output voltag	e range		1.8		5.5	V
V _{FB}	TPS61200 feedback volt	age		495	500	505	mV
V _{OUT}	TPS61201 output voltag	9	V _{IN} < V _{OUT} , PS = High	3.27	3.3	3.33	V
V _{OUT}	TPS61202 output voltag	e	V _{IN} < V _{OUT} , PS = High	4.95	5.0	5.05	V
f	Oscillator frequency			1250		1650	kHz
I _{LIM}	average inductor current	limit	V _{OUT} = 3.3 V	1200	1350	1500	mA
R _{DS(on)}	Rectifying switch on resi	stance	V _{OUT} = 3.3 V		180		mΩ
R _{DS(on)}	Main switch on resistance	e	V _{OUT} = 3.3 V		150		mΩ
	Line regulation		V _{IN} < V _{OUT} , PS = High		0.1%	0.5%	
	Load regulation		V _{IN} < V _{OUT} , PS = High		0.1%	0.5%	
		V _{IN}	I _O = 0 mA, V _{EN} = V _{IN} = 1.2 V,		1	2	μA
lq	Quiescent current	V _{OUT}	V _{OUT} = 3.3 V, V _{AUX} = 3.3 V		50	70	μA
		V _{AUX}	PS = Low		4	6	μA
	Shutdown current	V _{IN}	N V _{EN} = 0 V, V _{IN} = 1.2 V		0.5	1.5	μA
I _{SD}		V _{AUX}			1	2	μA
I _{LKG}	Input leakage current (L)	V _{EN} = 0 V, V _{IN} = 1.2 V, V _L = 1.2 V		0.01	1	μA
CONTRO	L STAGE			L			
V _{AUX}	Auxiliary Output Voltage			2.4		5.5	V
V _{IL}	Low level input threshold	l voltage (EN)	V _{IN} < 0.8 V			$0.1 \times V_{IN}$	V
VIH	High level input threshol	d voltage (EN)	V _{IN} < 0.8 V	0.9 × V _{IN}			V
V _{IL}	Low level input threshold	l voltage (EN)	$0.8 \text{ V} \le \text{V}_{\text{IN}} \le 1.5 \text{ V}$			$0.2 \times V_{IN}$	V
VIH	High level input threshol	d voltage (EN)	$0.8 \text{ V} \le \text{V}_{\text{IN}} \le 1.5 \text{ V}$	$0.8 \times V_{IN}$			V
V _{IL}	Low level input threshold	l voltage (EN)	V _{IN} > 1.5 V			0.4	V
VIH	High level input threshol	d voltage (EN)	V _{IN} > 1.5 V	1.2			V
V _{IL}	Low level input threshold	l voltage (PS)				0.4	V
VIH	High level input threshol	d voltage (PS)		1.2			V
I _{LKG}	Input leakage current (EN, PS)		EN, PS = GND or V_{IN}		0.01	0.1	μA
V _{UVLO}	Undervoltage lockout threshold		Falling UVLO voltage	235	250	265	mV
V _{UVLO}	Undervoltage lockout threshold		Rising UVLO voltage	330	350	370	mV
I _{LKG}	Input leakage current (UVLO)		$V_{UVLO} = 0.5 V$			0.3	μA
V _{OVP}	Overvoltage protection the	nreshold		5.5		7	V
	Thermal shutdown temp	erature	Rising temperature		140		°C
	Thermal shutdown temp hysteresis	erature			20		°C

ISTRUMENTS

EXAS


6



8.6 Typical Characteristics

Table 1. Table of Graphs

		FIGURE
Maximum output current	vs Input voltage	Figure 1
	vs Output current (TPS61200), Power Save Enabled	Figure 2
	vs Output current (TPS61200), Power Save Disabled	Figure 3
	vs Output current (TPS61201), Power Save Enabled	Figure 4
	vs Output current (TPS61201), Power Save Disabled	Figure 5
F#icianay	vs Output current (TPS61202), Power Save Enabled	Figure 6
Efficiency	vs Output current (TPS61202), Power Save Disabled	Figure 7
	vs Input voltage (TPS61201), Power Save Enabled	Figure 8
	vs Input voltage (TPS61201), Power Save Disabled	Figure 9
	vs Input voltage (TPS61202), Power Save Enabled	Figure 10
	vs Input voltage (TPS61202), Power Save Disabled	Figure 11
Output voltogo	vs Output current (TPS61201)	Figure 12
Output voltage	vs Output current (TPS61202)	Figure 13




Copyright © 2007–2014, Texas Instruments Incorporated

Submit Documentation Feedback



TPS61200, TPS61201, TPS61202


SLVS577E - MARCH 2007-REVISED DECEMBER 2014



8

Copyright © 2007-2014, Texas Instruments Incorporated







9 Parameter Measurement Information




Figure 14. Parameter Measurement Schematic

10




10 Detailed Description

10.1 Overview

The TPS6120x is a low input voltage synchronous boost converter family. The devices support 0.3-V to 5.5-V input voltage range, so can provide power supply solutions for products powered by either a single-cell, two-cell. or three-cell alkaline, NiCd or NiMH, or one-cell Li-lon or Li-polymer battery. It is also used in fuel cell or solar cell powered devices where the capability of handling low input voltages is essential. The devices provide output currents of up to 600 mA at a 5-V output, while using a single-cell Li-Ion or Li-Polymer battery and discharges it down to 2.6 V. The boost converter is based on a fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters the Power Save mode to maintain a high efficiency over a wide load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency. The average input current is limited to a maximum value of 1500 mA. The output voltage is programmed by an external resistor divider, or is fixed internally on the chip. The converter can be disabled to minimize battery drain. During shutdown, the load is completely disconnected from the battery.

10.2 Functional Block Diagram





10.3 Feature Description

10.3.1 Controller Circuit

The controlling circuit of the device is based on an average current mode topology. The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. The controller also uses input and output voltage feedforward. Changes of input and output voltage are monitored and immediately change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier gets its feedback input from the FB pin. For adjustable output voltage devices, a resistive voltage divider must be connected to that pin. For fixed output voltage devices, FB must be connected to the output voltage to directly sense the voltage. Fixed output voltage versions use a trimmed internal resistive divider. The feedback voltage is compared with the internal reference voltage to generate a stable and accurate output voltage.

The controller circuit also senses the average input current as well as the peak input current. Thus, the maximum input power is controlled as well as the maximum peak current, to achieve a safe and stable operation under all possible conditions. To protect the device from overheating, an internal temperature sensor is implemented.

10.3.1.1 Synchronous Operation

The device uses three internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range.

To avoid ground shift problems due to the high currents in the switches, two separate ground pins, GND and PGND, are used. The reference for all control functions is the GND pin. The power switches are connected to PGND. Both grounds must be connected on the PCB at only one point, ideally close to the GND pin. Due to the 3-switch topology, the load is always disconnected from the input during shutdown of the converter.

10.3.1.2 Down Regulation

A boost converter only regulates output voltages which are higher than the input voltage. This device operates differently. For example, it is able to regulate 3 V at the output with two fresh alkaline cells at the input having a total cell voltage of 3.2 V. Another example is powering white LEDs with a forward voltage of 3.6 V from a fully charged Li-lon cell with an output voltage of 4.2 V. To control these applications properly, a Down Conversion mode is implemented.

If the input voltage reaches or exceeds the output voltage, the converter automatically changes to a Down Conversion mode. In this mode, the control circuit changes the behavior of the two rectifying switches. While continuing switching, it sets the voltage drop across the rectifying switches as high as needed to regulate the output voltage. This means the power losses in the converter increase. This must be taken into account for thermal consideration.

10.3.1.3 Device Enable

The device is put into operation when EN is set high. It is put into Shutdown mode when EN is set to low. In Shutdown mode, the regulator stops switching, all internal control circuitry including the UVLO comparator is switched off, and the load is disconnected from the input. Current does not flow from input to output or from output to input. This also means that the output voltage can drop below the input voltage during shutdown.

10.3.1.4 Softstart and Short-Circuit Protection

During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents drawn from the battery. After being enabled, the device starts operating. At first, it keeps the main output VOUT disconnected, and charges the capacitor at VAUX. Once the capacitor at VAUX is charged to about 2.5 V, the device switches to normal operation. This means VOUT is turned on and the capacitor at VOUT is charged, while the load connected to the device is supplied. To ramp up the output voltage in a controlled way, the average current limit is set to 400 mA and rises proportional to the increase of the output voltage. At an output voltage of about 1.2 V the current limit is at its nominal value. If the output voltage does not increase, the current limit does not increase. There is no timer implemented. Thus the output voltage in a controlled manner even if a large capacitor is connected at the output. When the output voltage does not increase above 1.2 V, the device assumes a short-circuit at the output, and keeps the current limit low to protect itself and the application. When there is a short at the output during operation, the current limit is decreased accordingly.



Feature Description (continued)

The device can also start into a Prebias on the outputs.

10.3.1.5 Current Limit

The device current limit limits the average current in the inductor. In a boost connector, this is the input current. If an excessive load requires an input current greater than the average current limit, the device limits the input current by reducing the output power delivered. In this case, the output voltage decreases.

10.3.1.6 Undervoltage Lockout

An undervoltage lockout function prevents the main output at VOUT from being supplied if the voltage at the UVLO pin drops below 0.25 V. When using a resistive divider at the voltage to be monitored, for example the supply voltage, any threshold for the monitored voltage can be programmed. If in undervoltage lockout mode, the device still maintains its supply voltage at VAUX, and it is not turned off until EN is programmed low. This undervoltage lockout function is implemented in order to prevent the malfunctioning of the converter.

10.3.1.7 Thermal Shutdown

The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see electrical characteristics table), the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the thermal shutdown threshold.

10.4 Device Functional Modes

10.4.1 Power Save Mode

The Power Save (PS) pin can be used to select different operation modes. To enable Power Save mode the PS pin must be set low. Power Save mode is used to improve efficiency at light load. If Power Save mode is enabled, the converter stops operating if the average inductor current decreases below about 300 mA and the output voltage is at or above its nominal value. If the output voltage decreases below its nominal value, the device ramps up the output voltage again by starting operation using a programmed average inductor current higher than required by the current load condition. Operation can last for one or several pulses. The converter stops operating once the conditions for stopping operation are met again.

The Power Save mode can be disabled by programming a high at the PS pin. In Down Conversion mode, Power Save mode is always enabled and the device cannot be forced into fixed frequency operation at light loads. The PS input supports standard logic thresholds.

10.4.2 Down Conversion Mode

If the input voltage reaches or exceeds the output voltage, the converter automatically changes to a Down Conversion mode. In this mode, the control circuit changes the behavior of the two rectifying switches. While continuing switching, it sets the voltage drop across the rectifying switches as high as needed to regulate the output voltage. This means the power losses in the converter increase. This must be taken into account for thermal consideration.

NSTRUMENTS

FXAS

11 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The TPS6120x DC-DC converters are intended for systems powered by a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.7 V and 5.5 V. They can also be used in systems powered by one-cell Li-lon or Li-Polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source like solar cells or fuel cells with a typical output voltage between 0.3 V and 5.5 V can power systems where the TPS6120x is used.

11.2 Typical Application




Figure 15. Typical Application Circuit for Adjustable Output Voltage Option

11.2.1 Design Requirements

In this example, TPS61200 is used to design a 3.3-V power supply with 100-mA output current capability. The TPS61200 can be powered by either a single-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-Ion or Li-Polymer battery. In this example, the input voltage range is from 0.8 V to 1.65 V for single-cell alkaline input.

11.2.2 Detailed Design Procedure

COMPONENT REFERENCE	PART NUMBER	MANUFACTURER	VALUE
C1		any	10 µF, X7R Ceramic
C2		any	2 x 10 µF, X7R Ceramic
C3		any	1 µF, X7R, Ceramic
L1	LPS3015-222ML	Coilcraft	2.2 μH

Table 2. List of Components	Table	2.	List	of	Components
-----------------------------	-------	----	------	----	------------

11.2.2.1 Programming the Output Voltage

Within the TPS6120X family, there are fixed and adjustable output voltage versions available. To properly configure the fixed output voltage devices, the FB pin is used to sense the output voltage. This means that it must be connected directly to VOUT. For the adjustable output voltage version, an external resistor divider is used to adjust the output voltage. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 5.5 V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01 µA, and the voltage



(2)

(4)

across the resistor between FB and GND, R2, is typically 500 mV. Based on those two values, the recommended value for R2 should be lower than 500 k Ω , in order to set the divider current at 1 μ A or higher. It is recommended to keep the value for this resistor in the range of 200 k Ω . The value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V_{OUT}), can be calculated using Equation 1:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
(1)

As an example, for an output voltage of 3.3 V, a 1-M Ω resistor should be chosen for R₁ when a 180-k Ω is selected for R₂.

11.2.2.2 Programming the UVLO Threshold Voltage

The UVLO input can be used to shut down the main output if the supply voltage is getting too low. The internal reference threshold is typically 250 mV. If the supply voltage should cause the shutdown when it is dropping below 250 mV, V_{IN} can be connected directly to the UVLO pin. If the shutdown should happen at higher voltages, a resistor divider can be used. R3 and R4 in Figure 15 show an example of how to monitor the input voltage of the circuit. The current through the resistive divider should be about 100 times greater than the current into the UVLO pin. The typical current into the UVLO pin is 0.01 μ A, and the voltage across R4 is equal to the UVLO voltage threshold that is generated on-chip, which has a value of 250 mV. Therefore, the recommended value for R4 is in the range of 250 k Ω . From this, the value of resistor R3, depending on the desired shutdown voltage V_{INMIN} can be calculated using Equation 2.

$$R3 = R4 \times \left(\frac{V_{\text{INMIN}}}{V_{\text{UVLO}}} - 1\right)$$

11.2.2.3 Inductor Selection

To make sure that the TPS6120X devices can operate, an inductor must be connected between the VIN and L pins. To estimate the minimum inductance value, Equation 3 can be used.

$$L_{\rm MIN} = V_{\rm IN} \times 0.5 \ \frac{\mu s}{A} \tag{3}$$

In Equation 3, the minimum inductance, L_{MIN} , for boost mode operation is calculated. V_{IN} is the maximum input voltage. The recommended inductor value range is between 1.5 µH and 4.7 µH. The minimum inductor value should not be below 1.5 µH, even if Equation 3 yields something lower. Using 2.2 µH is recommended anyway for getting best performance over the whole input and output voltage range.

With the chosen inductance value, the peak current for the inductor in steady state operation can be calculated using Equation 4.

$$I_{LMAX} = \frac{V_{OUT} \times I_{OUT}}{0.8 \times V_{IN}} + \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times V_{OUT} \times f \times L}$$

This would be the critical value for the current rating for selecting the inductor. It also needs to be taken into account that load transients and error conditions may cause higher inductor currents. The following inductor series from different suppliers have been used with TPS6120x converters:

VENDOR	INDUCTOR SERIES
Coilcraft	LPS3015
	LPS4012
Murata	LQH3NP
Tajo Yuden	NR3015
Wurth Elektronik	WE-TPC Typ S

Table 3. List of Inductors

Copyright © 2007-2014, Texas Instruments Incorporated



11.2.2.4 Capacitor Selection

11.2.2.4.1 Input Capacitor

At least a 4.7-µF input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended.

An R-C filter may be placed on the VIN pin to improve performance in applications with a noisy input source. A 100- Ω resistor and 0.1- μ F capacitor are recommended in this case. This filter is not required operation.

11.2.2.4.2 *Output Capacitor*

For the output capacitor, it is recommended to use small X5R or X7R ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is required. This small capacitor should be placed as close as possible to the VOUT and PGND pins of the IC.

To get an estimate of the recommended minimum output capacitance, Equation 5 can be used.

$$C_{OUT} = 5 \times L \times \frac{\mu F}{\mu H}$$
(5)

A capacitor with a value in the range of the calculated minimum should be used. This is required to maintain control loop stability. There are no additional requirements regarding minimum ESR. There is also no upper limit for the output capacitance value. Larger capacitors cause lower output voltage ripple as well as lower output voltage drops during load transients.

11.2.2.4.3 Capacitor at VAUX

Between the VAUX pin and GND pin, a capacitor must be connected. This capacitor is used to maintain and filter the control supply voltage, which is chosen from the highest of VIN, VOUT, and L. It is charged during startup and before the main output VOUT is turned on. To ensure stable operation, using at least 0.1μ F is recommended. At output voltages below 2.5 V, the capacitance should be in the range of 1 μ F. Since this capacitor is also used as a snubber capacitor for the main switch, using a X5R or X7R ceramic capacitor with low ESR is important.

11.2.3 Application Curves

	FIGURE
Output Voltage TPS61201, Power Save Mode Disabled	Figure 16
Output Voltage TPS61202, Power Save Mode Disabled	Figure 17
Output Voltage TPS61201, Power Save Mode Enabled	Figure 18
Output Voltage TPS61202, Power Save Mode Enabled	Figure 19
TPS61201 Load Transient Response	Figure 20
TPS61202 Load Transient Response	Figure 21
TPS61201 Line Transient Response	Figure 22
TPS61202 Line Transient Response	Figure 23
TPS61201 Startup after Enable	Figure 24
TPS61202 Startup after Enable	Figure 25



TPS61200, TPS61201, TPS61202 SLVS577E – MARCH 2007–REVISED DECEMBER 2014


TPS61202 TPS61201 $V_I = 1.8 V$, $R_L = 17 \Omega$ $V_{I} = 1.8 V, R_{L} = 11 \Omega$ V_O = 5 V, Power Save Disabled V_O = 3.3 V, Output Voltage 50 mV/div, AC Output Voltage 20 mV/div, AC Power Save Disabled Inductor Current 200 mA/div, AC Inductor Current 100 mA/div, AC t - Time - 0.5 µs/div t - Time - 1 μs/div Figure 16. Output Voltage, Power Save Mode Disabled Figure 17. Output Voltage, Power Save Mode Disabled TPS61202 V_O = 5 V, V_I = 1.8 V, R_L = 33 kΩ V_{I} = 1.8 V, R_{L} = 55 k Ω Output Voltage 20 mV/div, AC Output Voltage 20 mV/div, AC Power Save Enabled Inductor Current 100 mA/div Inductor Current 200 mA/div TPS61201 V_O = 3.3 V, Power Save Enabled t - Time - 2 ms/div t - Time - 100 $\mu\text{s/div}$ Figure 18. Output Voltage in Power Save Mode Figure 19. Output Voltage in Power Save Mode TPS61201 V_I = 1.8 V, I_I = 150 mA to 250 mA V_{I} = 1.8 V, I_{L} = 300 mA to 400 mA TPS61202 V_O = 3.3 V V_O = 5 V Output Voltage 100 mV/div, AC Output Voltage 50 mV/div, AC Output Current 100 mA/div, AC Output Current 50 mA/div, AC t - Time - 1 ms/div t - Time - 1 ms/div Figure 20. Load Transient Response Figure 21. Load Transient Response

TEXAS INSTRUMENTS

www.ti.com

TPS61200, TPS61201, TPS61202

SLVS577E-MARCH 2007-REVISED DECEMBER 2014





11.3 System Examples




Figure 27. Solar Cell Circuit (See SLVA345)



System Examples (continued)




Figure 28. Reverse Battery Protection Circuit (See SLVA315)

12 Power Supply Recommendations

The power supply of TPS6120x DC-DC converters can be a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.7 V and 5.5 V. The TPS6120x can also be powered by one-cell Li-Ion or Li-Polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source like solar cells or fuel cells with a typical output voltage between 0.3 V and 5.5 V can also be the power supply.

The input supply should be well regulated with the rating of TPS6120x. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 μ F is a typical choice.



13 Layout

13.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input and output capacitor, as well as the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current. See Figure 29 for the recommended layout.

13.2 Layout Example




Figure 29. EVM Layout

13.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

The maximum recommended junction temperature (T_J) of the TPS6120x devices is 125°C. The thermal resistance of the 10-pin SON 3 × 3 package (DRC) is $R_{\theta JA} = 41.2$ °C/W, when the exposed thermal pad is soldered. Specified regulator operation is assured to a maximum ambient temperature, T_A , of 85°C. Therefore, the maximum power dissipation is about 971 mW. More power can be dissipated if the maximum ambient temperature of the application is lower.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}} = \frac{125^{\circ}C - 85^{\circ}C}{41.2^{\circ}C / W} = 971 \text{ mW}$$

(6)

Copyright © 2007–2014, Texas Instruments Incorporated

14 Device and Documentation Support

14.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER SAMPLE & BUY		ARTS PRODUCT FOLDER SAM		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS61200	Click here	Click here	Click here	Click here	Click here		
TPS61201	Click here	Click here	Click here	Click here	Click here		
TPS61202	Click here	Click here	Click here	Click here	Click here		

Table 4. Related Links

14.2 Trademarks

All trademarks are the property of their respective owners.

14.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

14.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

STRUMENTS

XAS



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS61200DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS61200DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS61200DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS61201DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS61201DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS61202DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TPS61202DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TPS61202DSCR	ACTIVE	WSON	DSC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples
TPS61202DSCT	ACTIVE	WSON	DSC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina	ıl											
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61200DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DSCT	WSON	DSC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal		1					1
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61200DRCR	VSON	DRC	10	3000	356.0	356.0	35.0
TPS61200DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61200DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61200DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61201DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61201DRCR	VSON	DRC	10	3000	356.0	356.0	35.0
TPS61201DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61202DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61202DRCR	VSON	DRC	10	3000	356.0	356.0	35.0
TPS61202DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61202DSCR	WSON	DSC	10	3000	356.0	356.0	35.0
TPS61202DSCT	WSON	DSC	10	250	210.0	185.0	35.0

DRC 10

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DRC0010J



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



DRC0010J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DRC0010J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



GENERIC PACKAGE VIEW

WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




DSC0010J



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




DSC0010J

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DSC0010J

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated