











SN74LV373A

SCLS407L - APRIL 1998-REVISED AUGUST 2016

SN74LV373A Octal Transparent D-Type Latches With 3-State Outputs

Features

- 2-V to 5.5-V V_{CC} Operation
- Maximum t_{pd} of 8.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 3000-V Human-Body Model
 - 200-V Machine Model
 - 2000-V Charged-Device Model

Applications

- **Printers**
- **Network Switches**
- **Tests and Measurements**
- Wireless Infratructure
- Motor Controls
- Server Motherboards

Description

The SN74LV373A device is an octal transparent Dtype latch designed for 2-V to 5.5-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VQFN (20)	4.50 x 3.50 mm
	SSOP (20)	7.50 x 5.30 mm
	TSSOP (20)	6.50 x 4.40 mm
SN74LV373A	TVSOP (20)	5.00 x 4.40 mm
	SOIC (20)	12.80 x 7.50 mm
	SO (20)	12.60 mm × 5.30 mm
	BGA (20)	4.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	7	Parameter Measurement Information	10
2	Applications 1	8	Detailed Description	. 11
3	Description 1		8.1 Overview	. 11
4	Revision History2		8.2 Functional Block Diagram	. 11
5	Pin Configuration and Functions 3		8.3 Feature Description	. 11
6	Specifications5		8.4 Device Functional Modes	. 11
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	. 12
	6.2 ESD Ratings		9.1 Application Information	. 12
	6.3 Recommended Operating Conditions		9.2 Typical Application	. 12
	6.4 Thermal Information	10	Power Supply Recommendations	. 13
	6.5 Electrical Characteristics	11	Layout	
	6.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V		11.1 Layout Guidelines	
	6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 7$		11.2 Layout Example	. 14
	6.8 Timing Requirements, V _{CC} = 5 V ± 0.5 V	12	Device and Documentation Support	15
	6.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 8$		12.1 Receiving Notification of Documentation Updates	
	6.10 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V 8		12.2 Community Resources	. 15
	6.11 Switching Characteristics, V _{CC} = 5 V ± 0.5 V 8		12.3 Trademarks	
	6.12 Noise Characteristics9		12.4 Electrostatic Discharge Caution	. 15
	6.13 Operating Characteristics9		12.5 Glossary	
	6.14 Typical Characteristics9	13	Mechanical, Packaging, and Orderable	
			Information	. 15

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision K (December 2014) to Revision L	Page
•	Updated Device Information table to include all available packages	
•	Added Pin Functions — BGA table	4
•	Changed I _{OL} = 4 mA to I _{OL} = 2 mA and 3 V to 2.3 V for V _{OL} in <i>Electrical Characteristics</i>	7
•	Deleted Related Links section	15
•	Added Receiving Notification of Documentation Updates section and Community Resources section	15

Changes from Revision J (April 2005) to Revision K

Page


Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted Ordering Information table.


Submit Documentation Feedback



Not to scale

5 Pin Configuration and Functions





Pin Functions — SSOP. TVSOP. SOIC. SO. TSSOP. or VQFN


			, 1 4 5 5 7 , 5 6	olc, SO, 1SSOP, or VQFN
	PIN			
NO.	SSOP, TVSOP, SOIC, SO, or TSSOP	VQFN	TYPE	DESCRIPTION
1	ŌĒ	ŌĒ	I	Output Enable
2	1Q	1Q	0	1Q Output
3	1D	1D	I.	1D Input
4	2D	2D	I.	2D Input
5	2Q	2Q	0	2Q Output
6	3Q	3Q	0	3Q Output
7	3D	3D	I	3D Input
8	4D	4D	1	4D Input
9	4Q	4Q	0	4Q Output
10	GND	GND	_	Ground Pin
11	LE	LE	I	Latch Enable
12	5Q	5Q	0	5Q Output
13	5D	5D	I.	5D Input
14	6D	6D	I.	6D Input
15	6Q	6Q	0	6Q Output
16	7Q	7Q	0	7Q Output
17	7D	7D	1	7D Input
18	8D	8D	1	8D Input
19	8Q	8Q	0	8Q Output
20	V _{CC}	V _{cc}	_	Power Pin
_	_	Thermal Pad	_	Thermal Pad, normally tied to GND

Copyright © 1998–2016, Texas Instruments Incorporated

Submit Documentation Feedback



ZQN Package 20-Pin BGA Bottom View



Not to scale

Pin Functions — BGA

F	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
A1	1Q	0	1Q Output
A2	ŌĒ	I	Output Enable
A3	V_{CC}	_	Power Pin
A4	8Q	0	8Q Output
B1	2D	I	2D Input
B2	7D	I	7D Input
B3	1D	I	1D Input
B4	8D	I	8D Input
C1	3Q	0	3Q Output
C2	2Q	0	2Q Output
C3	6Q	0	6Q Output
C4	7Q	0	7Q Output
D1	4D	1	4D Input
D2	5D	1	5D Input
D3	3D	I	3D Input
D4	6D	1	6D Input
E1	GND	_	Ground Pin
E2	4Q	0	4Q Output
E3	LE	1	Latch Enable
E4	5Q	0	5Q Output

Submit Documentation Feedback

Copyright © 1998–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		-0.5	7	V	
VI	Input voltage ⁽²⁾	put voltage ⁽²⁾				
Vo	Voltage range applied to any output in the	tage range applied to any output in the high-impedance or power-off state (2)				
Vo	Output voltage ⁽²⁾⁽³⁾					
I _{IK}	Input clamp current	V _I < 0		-20	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current	$V_O = 0$ to V_{CC}		±35	mA	
	Continuous channel current through V _{CC} o	r GND		±70	mA	
T _{stg}	Storage temperature		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	3000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	2000	V
		Machine Model (MM)	200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
\	High lovel input voltage	$V_{CC} = 2.3 \text{ V} \pm 2.7 \text{ V}$	V _{CC} × 0.7		V	
VIH	High-level input voltage	$V_{CC} = 3 \ V \pm 3.6 \ V$	V _{CC} × 0.7		\ \	
		$V_{CC} = 4.5 \text{ V} \pm 5.5 \text{ V}$	V _{CC} × 0.7			
		V _{CC} = 2 V		0.5		
V	Low level input voltage	$V_{CC} = 2.3 \text{ V} \pm 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
VIL	Low-level input voltage	$V_{CC} = 3 \ V \pm 3.6 \ V$		$V_{CC} \times 0.3$	\ \ \	
		$V_{CC} = 4.5 \text{ V} \pm 5.5 \text{ V}$		2 5.5 1.5 V _{CC} × 0.7 V _{CC} × 0.7 V _{CC} × 0.7 0.5 V _{CC} × 0.3 V _{CC} × 0.3 V _{CC} × 0.3 V _{CC} × 0.3 0 5.5 0 V _{CC} × 0.3 0 5.5 0 100 -2 -8 -16 50 2 8 16 200 100 ns		
V _I	Input voltage		0	5.5	V	
V	Output valtage	High or low state	0	V _{CC}	V	
Vo	Output voltage	3-state	0	5.5	V	
		V _{CC} = 2 V		-50	μΑ	
	High lavel autout augest	$V_{CC} = 2.3 \text{ V} \pm 2.7 \text{ V}$		-2		
ЮН	High-level output current	$V_{CC} = 3 \ V \pm 3.6 \ V$		-8	mA	
VIH VIL VI VO IOH At/\(\Delta \text{V} \)		$V_{CC} = 4.5 \text{ V} \pm 5.5 \text{ V}$		-16		
		V _{CC} = 2 V		50	μΑ	
	Lave lavel autout aumant	$V_{CC} = 2.3 \text{ V} \pm 2.7 \text{ V}$		2		
IOL	Low-level output current	$V_{CC} = 3 \text{ V} \pm 3.6 \text{ V}$		8	mA	
		$V_{CC} = 4.5 \text{ V} \pm 5.5 \text{ V}$		16		
		V _{CC} = 2.3 V ± 2.7 V		200		
Δt/Δν	Input transition rise or fall	V _{CC} = 3 V ± 3.6 V		100	ns/V	
	•	$V_{CC} = 4.5 \text{ V} \pm 5.5 \text{ V}$		20		
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

6.4 Thermal Information

0.4 11	iermai imormation							
				SN74L	.V373A			
	THERMAL METRIC ⁽¹⁾	DB (SSOP)	DGV (TVSOP)	DW (SOIC)	NS (SO)	PW (TSSOP)	RGY (VQFN)	UNIT
				20 F	PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.5	116.2	79.2	76.7	102.4	34.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.4	31.2	43.7	43.2	36.5	42.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	57.7	47.0	44.2	53.6	12.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.5	0.9	18.6	16.8	2.4	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	49.3	57.0	46.5	43.8	52.9	12.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	7.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T _A =	25°C		-40°C to +	85°C	-40°C to +1	25°C	LINIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1		V _{CC} - 0.1		
V_{OH}	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2		2		V
	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48		2.48		
	I _{OH} = −16 mA	4.5 V	3.8			3.8		3.8		
	I _{OL} = 50 μA	2 V to 5.5 V			0.1		0.1		0.1	
V_{OL}	I _{OL} = 2 mA	2.3 V			0.4		0.4		0.4	V
	$I_{OL} = 8 \text{ mA}$	4.5 V			0.44		0.44		0.44	
	I _{OL} = 16 mA				0.55		0.55		0.55	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±1		±1		±1	μΑ
I_{OZ}	$V_I = V_{CC}$ or GND	5.5 V			±5		±5		±5	μΑ
I _{CC}	$V_I = V_{CC}$ or $I_O = 0$	5.5 V			20		20	·	20	μΑ
I _{off}	V_I or $V_O = 0$ to V_{CC}	0			5		5		5	μA
C _i	$V_I = V_{CC}$ or GND	3.3 V		2.9						pF

6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			T _A = 2	T _A = 25°C		-40°C to +85°C		-40°C to +125°C	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t_w	Pulse duration, LE high		6		6.5		6.5		ns
t_{su}	Setup time, data before LE↓	High or low	4.5		5		5.5		ns
t _h	Hold time, data after LE↓	High or low	1.5		1.5		2		ns

6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			T _A = 2	5°C	−40°C to	+85°C	-40°C to +	125°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _w	Pulse duration, LE high		5		5		5		ns
t_{su}	Setup time, data before LE↓	High or low	4		4		4.5		ns
t _h	Hold time, data after LE↓	High or low	1		1		1.5		ns

6.8 Timing Requirements, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	·			, , ,					
			T _A = 25	T _A = 25°C		-40°C to +85°C		125°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _w	Pulse duration, LE high		5		5		5		ns
t _{su}	Setup time, data before LE↓	High or low	4		4		4.5		ns
t _h	Hold time, data after LE↓	High or low	1		1		1.5		ns



6.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	LOAD	T,	₄ = 25°0	3	-40°0 +85°		-40°C to +125°C		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	D	Q			8.3 ⁽¹⁾	15.2 ⁽¹⁾	1	17	1	18.5	
t _{pd}	LE	Q	0 45 -5		9.1 ⁽¹⁾	15.7 ⁽¹⁾	1	19	1	20.5	
t _{en}	ŌĒ	Q	$C_L = 15 pF$		8.9 ⁽¹⁾	15.8 ⁽¹⁾	1	19	1	20	ns
t _{dis}	ŌĒ	Q			6.2 ⁽¹⁾	12.6 ⁽¹⁾	1	15	1	16.5	
	D	Q			10.4	18	1	21	1	22.5	
t _{pd}	LE	Q			11.1	18.6	1	22	1	23.5	
t _{en}	ŌĒ	Q	$C_L = 50 pF$		10.9	18.8	1	22	1	23.5	ns
t _{dis}	ŌĒ	Q			8.3	17.4	1	19	1	20.5	
t _{sk(o)}						2		2		2	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.10 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	LOAD	TA	= 25°0	3	-40°0 +85		-40°C to	+125°C	UNIT	
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
	D	Q			5.8 ⁽¹⁾	11.4 ⁽¹⁾	1	13.5	1	14.5		
t _{pd}	LE	Q	0 45 -5		6.4 ⁽¹⁾	11 ⁽¹⁾	1	13	1	14		
t _{en}	ŌĒ	Q	C _L = 15 pF	OL = 13 pr		6.3 ⁽¹⁾	11.4 ⁽¹⁾	1	13.5	1	14.5	ns
t _{dis}	ŌĒ	Q			4.7 ⁽¹⁾	10 ⁽¹⁾	1	12	1	12.5		
4	D	Q			7.3	14.9	1	17	1	18		
t _{pd}	LE	Q			7.8	14.5	1	16.5	1	17.5		
t _{en}	ŌĒ	Q	$C_L = 50 pF$		7.7	14.9	1	17	1	18	ns	
t _{dis}	ŌĒ	Q			6	13.2	1	15	1	15.5		
t _{sk(o)}						1.5		1.5		1.5		

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.11 Switching Characteristics, $V_{cc} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	T	_A = 25°C	;	-40°0 +85°		-40°C to +125°C		UNIT
	(INPUT)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	D	Q			4.1 ⁽¹⁾	7.2 ⁽¹⁾	1	8.5	1	9.5	
t _{pd}	LE	Q	C 45 pF		4.5 ⁽¹⁾	7.2 ⁽¹⁾	1	8.5	1	9.5	
t _{en}	ŌĒ	Q	C _L = 15 pF		4.5 ⁽¹⁾	8.1 ⁽¹⁾	1	9.5	1	10.5	ns
t _{dis}	ŌĒ	Q			3.3 ⁽¹⁾	7.2 ⁽¹⁾	1	8.5	1	9	
	D	Q			5.1	9.2	1	10.5	1	11.5	
t _{pd}	LE	Q			5.5	9.2	1	10.5	1	11.5	
t _{en}	ŌĒ	Q	$C_L = 50 pF$		5.5	10.1	1	11.5	1	12.5	ns
t _{dis}	ŌE	Q			4	9.2	1	10.5	1	11	
t _{sk(o)}				<u>'</u>	<u>-</u>	1		1		1	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.12 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SN7	4LV373A		UNIT
	PARAMETER	MIN TYP MAX 0.6 0.8 -0.6 -0.8 2.9	UNIT		
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.6	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.6	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.9		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			٧
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


⁽¹⁾ Characteristics are for surface-mount packages only.


6.13 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER		TEST (CONDITIONS	V _{CC}	TYP	UNIT
C	Davis discinsting as a stage	Outrotte enabled	0 50 - 5	f 40 MH-	3.3 V	17.4	٠,
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	19.5	pF


6.14 Typical Characteristics







7 Parameter Measurement Information



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tpHI and tpI H are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



8 Detailed Description

8.1 Overview

The SN74LV373A device is an octal transparent D-type latch designed for 2-V to 5.5-V V_{CC} operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


At power-up, the state of the Q outputs are not predictable until the first valid clock.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pull-up components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram



8.3 Feature Description

- · Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V
- Slow edges reduce output ringing

8.4 Device Functional Modes

Table 1 shows the functional modes of SN74LV373A.

Table 1. Function Table (Each Latch)

		•	•
	INPUTS		OUTPUT
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	Q_0
Н	Χ	X	Z



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV540A device is a low-drive CMOS device that can be used for a multitude of bus interface type applications where putput ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid V_{CC} . This feature makes it Ideal for translating down to the V_{CC} level. Figure 5 shows the reduction in ringing compared to higher drive parts such as AC.

9.2 Typical Application




Figure 4. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Recommended Operating Conditions table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.

2. Recommend Output Conditions

- Load currents should not exceed 35 mA per output and 70 mA total for the part.
- Outputs should not be pulled above V_{CC}.


Submit Documentation Feedback

Copyright © 1998–2016, Texas Instruments Incorporated



Typical Application (continued)

9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, $0.1~\mu F$ is recommended. If there are multiple V_{CC} pins, $0.01~\mu F$ or $0.022~\mu F$ is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Submit Documentation Feedback Copyright © 1998-2016, Texas Instruments Incorporated



11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example




Figure 6. Layout Diagram

Submit Documentation Feedback

Copyright © 1998–2016, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 13-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV373ADBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373ADGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373ADWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV373A	Samples
SN74LV373APW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373APWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373APWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373APWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373APWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	Samples
SN74LV373ARGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV373A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV373A:

Automotive : SN74LV373A-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV373ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV373ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV373ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV373ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV373APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV373APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV373APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV373APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV373ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

www.ti.com 30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV373ADBR	SSOP	DB	20	2000	853.0	449.0	35.0
SN74LV373ADGVR	TVSOP	DGV	20	2000	853.0	449.0	35.0
SN74LV373ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV373ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV373APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV373APWR	TSSOP	PW	20	2000	853.0	449.0	35.0
SN74LV373APWRG4	TSSOP	PW	20	2000	853.0	449.0	35.0
SN74LV373APWT	TSSOP	PW	20	250	853.0	449.0	35.0
SN74LV373ARGYR	VQFN	RGY	20	3000	853.0	449.0	35.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated