

## BQ25618E, BQ25619E I<sup>2</sup>C Controlled 1-Cell 1.5-A Battery Chargers with 20-mA **Termination Current**

#### 1 Features

- High-efficiency, 1.5-MHz, synchronous Switch Mode buck charger
  - 95.5% charge efficiency at 0.5 A and 94.5% efficiency at 1 A
  - ±0.5% charge voltage regulation (10-mV step)
  - I<sup>2</sup>C programmable JEITA profile of charge voltage, current and temperature thresholds
  - Low termination current with high accuracy 20 mA±10 mA
  - Small inductor form factor of 2.5 x 2.0 x 1.0
- Single input supporting USB input, high-voltage adapter, or wireless power
  - Support 4-V to 13.5-V input voltage range with 22-V absolute max input rating
  - Programmable input current limit (IINDPM) with I<sup>2</sup>C (100 mA to 3.2 A, 100-mA/step)
  - Maximum power tracking by input voltage limit (VINDPM) up to 5.4 V
  - VINDPM threshold automatically tracks battery voltage
- Narrow voltage DC (NVDC) power path management
  - System instant-on with no battery or deeply discharged battery
- Flexible I<sup>2</sup>C configuration and autonomous charging for optimal system performance
- High integration includes all MOSFETs, current sensing and loop compensation
- Low  $R_{DSON}$  19.5-m $\Omega$  BATFET to minimize charging loss and extend battery run time
  - BATFET control for Ship Mode, and full system reset with and without adapter
- 7-µA low battery leakage current in Ship Mode
- 9.5-µA low battery leakage current with system standby
- High accuracy battery charging profile
  - ±6% charge current regulation
  - ±7.5% input current regulation
  - Remote battery sensing to charge faster
  - Programmable top-off timer for full battery charging

## 2 Applications

- Earbuds (True Wireless or TWS) charging case
- Consumer wearables, smartwatch
- Personal care and fitness
- Headsets/headphone
- Hearing aids charging case


## 3 Description

The BQ25618E/619E integrates charge and voltage protection in a single device. It offers low termination current for switching chargers to charge wearable devices to full battery capacity. The BQ25618E/ BQ25619E low quiescent current reduces battery leakage down to 7 µA in Ship Mode, which conserves battery energy to extend the shelf life for the device. The BQ25619E is in a 4 mm x 4 mm QFN package for easy layout. The BQ25618E is in a 2.0 mm x 2.4 mm WCSP package for space-limited designs.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
BQ25618E	DSBGA (30)	2.00 mm x 2.40 mm
BQ25619E	WQFN (24)	4.00 mm × 4.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application



## **Table of Contents**

1 Features	1	9.4 Device Functional Modes	28
2 Applications		9.5 Register Maps	
3 Description		10 Application and Implementation	
4 Revision History		10.1 Application Information	
5 Description (continued)		10.2 Typical Application	
6 Device Comparison Table		11 Power Supply Recommendations	
7 Pin Configuration and Functions		12 Layout	
8 Specifications		12.1 Layout Guidelines	
8.1 Absolute Maximum Ratings	7	12.2 Layout Example	
8.2 ESD Ratings		13 Device and Documentation Support	
8.3 Recommended Operating Conditions		13.1 Device Support	
8.4 Thermal Information		13.2 Documentation Support	
8.5 Electrical Characteristics		13.3 Receiving Notification of Documentation Update	
8.6 Timing Requirements		13.4 Support Resources	
8.7 Typical Characteristics		13.5 Trademarks	
9 Detailed Description		13.6 Electrostatic Discharge Caution	
9.1 Overview		13.7 Glossary	
9.2 Functional Block Diagram		14 Mechanical, Packaging, and Orderable	
9.3 Feature Description		Information	53

## **4 Revision History**

CI	hanges from Revision * (October 2020) to Revision A (March 2021)	Page
•	Added BQ25618E to data sheet	1



## 5 Description (continued)

The BQ25618E/619E is a highly integrated 1.5-A switch-mode battery charge management and system power path management device for Li-ion and Li-polymer battery. It features fast charging with high input voltage support for a wide range of applications including earbuds (True Wireless or TWS), earphone charging case, and wearables. Its low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time, and extends battery run time during discharging phase. Its input voltage and current regulation, low termination current, and battery remote sensing deliver maximum charging power to the battery. The solution is highly integrated with input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4) between system and battery. It also integrates the bootstrap diode for the high-side gate drive for simplified system design. The I<sup>2</sup>C serial interface with charging and system settings makes the device a truly flexible solution.

The device supports a wide range of input sources, including standard USB host port, USB charging port, USB compliant high voltage adapter and wireless power. It is compliant with USB 2.0 and USB 3.0 power spec with input current and voltage regulation. The device takes the result from the detection circuit in the system, such as USB PHY device.

The power path management regulates the system slightly above battery voltage but does not drop below 3.5-V minimum system voltage (programmable) with adapter applied. With this feature, the system maintains operation even when the battery is completely depleted or removed. When the input current limit or voltage limit is reached, the power path management automatically reduces the charge current. As the system load continues to increase, the battery starts to discharge the battery until the system power requirement is met. This supplement mode prevents overloading the input source.

The device initiates and completes a charging cycle without software control. It senses the battery voltage and charges the battery in three phases: pre-conditioning, constant current and constant voltage. At the end of the charging cycle, the charger automatically terminates when the charge current is below a preset limit and the battery voltage is higher than the recharge threshold. If the fully charged battery falls below the recharge threshold, the charger automatically starts another charging cycle.

The charger provides various safety features for battery charging and system operations, including battery negative temperature coefficient thermistor monitoring, charging safety timer and overvoltage and over-current protections. Thermal regulation reduces charge current when the junction temperature exceeds 110°C. The status register reports the charging status and any fault conditions. With  $I^2C$ , the VBUS\_GD bit indicates if a good power source is present, and the  $\overline{INT}$  output immediately notifies host when a fault occurs.

The device also provides the  $\overline{QON}$  pin for BATFET enable and reset control to exit low power ship mode or full system reset function.

The BQ25619E device is available in a 24-pin, 4 mm  $\times$  4 mm  $\times$  0.75 mm thin WQFN package. The BQ25618E is available in a 30-ball, 2.0 mm  $\times$  2.4 mm WCSP package.



## **6 Device Comparison Table**

	BQ25618	BQ25618E	BQ25619	BQ25619E
Power Good Indicator	PMID_GOOD Pin	NC (pin D5). Leave this pin floating.	PMID_GOOD Pin	PG Pin
OTG V/I Regulation	4.6 V/4.75 V/5 V/5.15 V	N/A	4.6 V/4.75 V/5 V/5.15 V	N/A
0.5 A/1.2 A		N/A	0.5 A/1.2 A	N/A
Package Type	WCSP-30 2.0 mm x 2.4 mm		QFN-24 4 mm x 4 mm	

## 7 Pin Configuration and Functions




Figure 7-1. BQ25618E YFF Package 30-Pin WCSP Top View

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated






Figure 7-2. BQ25619E RTW Package 24-Pin WQFN Top View

**Table 7-1. Pin Functions** 

	PIN		TYPE(1)	PESSPIRATION
NAME	BQ25618E NO.	BQ25619E NO.	ITPE	DESCRIPTION
BAT	C1, D1, E1, F1	13, 14	Р	Battery connection point to the positive terminal of the battery pack. The internal current sensing resistor is connected between SYS and BAT. Connect a 10 $\mu$ F closely to the BAT pin.
BATSNS	F3	10	AIO	Battery voltage sensing pin for charge voltage regulation. In order to minimize the parasitic trace resistance during charging, BATSNS pin is connected to the positive terminal of battery pack as close as possible.
BTST	C3	21	Р	PWM high side driver positive supply. Internally, the BTST is connected to the cathode of the boot-strap diode. Connect the 0.047-μF bootstrap capacitor from SW to BTST.
CE	E3	9	DI	Charge enable pin. When this pin is driven LOW, battery charging is enabled.
GND	A1, B1	17, 18	Р	Ground
INT	F4	7	DO	Open-drain interrupt output. Connect the INT to a logic rail through a 10-kΩ resistor. The INT pin sends an active low, 256-μs pulse to the host to report charger device status and fault.
NC	B5, D5	8	_	Not connected. Leave this pin floating.
PMID	A3, B3	23	DO	Connected to the drain of the reverse-blocking MOSFET (RBFET) and the drain of HSFET. Consider the total input capacitance, put 1 $\mu$ F on VBUS to GND, and the rest capacitance on PMID to GND (typical 2x4.7 $\mu$ F plus 1 nF).
PG	N/A	3	DO	Open drain active low power good indicator. Connect to the pull up rail through 10-kΩ resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA. $\overline{PG}$ is only for the BQ25619E, not the BQ25618E.
PSEL	C5	2	DI	Power source selection input. HIGH indicates 500-mA input current limit. LOW indicates 2.4-A input current limit. Once the device gets into host mode, the host can program a different input current limit to the IINDPM register.
QON	D4	12	DI	BATFET enable/reset control input. When the BATFET is in ship mode, a logic LOW of $t_{SHIPMODE}$ duration turns on BATFET to exit ship mode. When the BATFET is not in ship mode, a logic LOW of $t_{QON\_RST}$ (minimum 8 s) duration resets SYS (system power) by turning BATFET off for $t_{BATFET\_RST}$ (minimum 250 ms) and then re-enables BATFET to provide full system power reset. The host chooses the BATFET reset function with VBUS unplug or not through $l^2C$ bit BATFET_RST_WVBUS. The pin is pulled up to $V_{BAT}$ through 200 k $\Omega$ to maintain default HIGH logic during ship mode. It has an internal clamp to 6.5 V.
REGN	C4	22	Р	PWM low side driver positive supply output. Internally, REGN is connected to the anode of the boot-strap diode. Connect a 4.7-µF (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC.



## Table 7-1. Pin Functions (continued)

	PIN		TYPE(1)	DESCRIPTION		
NAME	BQ25618E NO.	BQ25619E NO.	I ITPE\"	DESCRIPTION		
SCL	F5	5	DI	$I^2C$ interface clock. Connect SCL to the logic rail through a 10-kΩ resistor.		
SDA	E4	6	DIO	I <sup>2</sup> C interface data. Connect SDA to the logic rail through a 10-kΩ resistor.		
STAT	E5	4	DO	Open-drain interrupt output. Connect the STAT pin to a logic rail via 10-kΩ resistor. The STAT pin indicates charger status. Charge in progress: LOW Charge complete or charger in SLEEP Mode: HIGH Charge suspend (fault response): Blink at 1 Hz		
sw	A2, B2	19, 20	Р	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047-µF bootstrap capacitor from SW to BTST.		
SYS	C2, D2, E2, F2	15, 16	Р	Converter output connection point. The internal current sensing resistor is connected between SYS and BAT. Connect a 10 µF (min) closely to the SYS pin.		
TS	D3	11	AI	Battery temperature qualification voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS to GND. Charge suspended when TS pin voltage is out of range. When TS pin is not used, connect a $10\text{-}k\Omega$ resistor from REGN to TS and a $10\text{-}k\Omega$ resistor from TS to GND or set TS_IGNORE to HIGH to ignore TS pin. It is recommended to use a $103\text{AT-}2$ thermistor.		
VAC	A5	1	Al	Input voltage sensing. This pin must be tied to VBUS.		
VBUS	A4, B4	24	Р	Charger input voltage. The internal n-channel reverse-blocking MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-µF ceramic capacitor from VBUS to GND and place it as close as possible to IC.		
Thermal Pad	N/A	-	Р	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.		

<sup>(1)</sup> Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power



## 8 Specifications

## 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	VAC (converter not switching)	-2	22	V
Voltage	VBUS (converter not switching)	-2	22	V
Voltage	PMID (converter not switching)	-0.3	22	V
Voltage	sw	-0.3	16	V
Voltage	BAT, SYS (converter not switching)	-0.3	17	V
Voltage	BTST	-0.3	22	V
Voltage	BATSNS (converter not switching)	-0.3	7	V
Voltage	PSEL, STAT, SCL, SDA, ĪNT, PG, CE, TS, QON	-0.3	7	V
Output Sink Current	SDA, STAT, ĪNT, PG		6	mA
T <sub>J</sub>	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Lieutiostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>VBUS</sub>	Input voltage	4		13.5	V
V <sub>BAT</sub>	Battery voltage			4.52	V
I <sub>VBUS</sub>	Input current			3.2	Α
I <sub>SW</sub>	Output current (SW)			1.8	Α
I <sub>BAT</sub>	Fast charging current			1.5	Α
I <sub>BAT</sub>	RMS discharge current			5	Α
T <sub>A</sub>	Ambient temperature	-40		85	°C
L	Inductance		1	2.2	μH
C <sub>VBUS</sub>	VBUS capacitance		1		μF
C <sub>PMID</sub>	PMID capacitance		10		μF
C <sub>SYS</sub>	SYS capacitance		10		μF
C <sub>BAT</sub>	BAT capacitance		10		μF
C <sub>REGN</sub>	REGN capacitance		4.7		μF

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 8.4 Thermal Information

		BQ25618E	BQ25619E		
	THERMAL METRIC <sup>(1)</sup>	YFF (DSBGA)	RTW (WQFN)	UNIT	
		30 Balls	24 Pins		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	58.8	35.6	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.2	22.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	8.3	11.9	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	1.4	0.2	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	8.3	12	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	2.6	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 8.5 Electrical Characteristics

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUF	RRENTS					
I <sub>Q_BAT</sub>	Quiescent battery current (BATSNS, BAT, SYS, SW)	VBAT = 4.5V, VBUS floating or VBUS = 0V - 5V, SCL, SDA = 0V or 1.8V, T <sub>J</sub> < 85 °C, BATFET enabled		9.5	15	μΑ
I <sub>SHIP_BAT</sub>	Shipmode battery current (BATSNS, BAT, SYS, SW)	VBAT = 4.5V, VBUS floating or VBUS = 0V - 5V, SCL, SDA = 0V or 1.8V, T <sub>J</sub> < 85 °C, BATFET disabled		7	9.5	μΑ
I <sub>VBUS</sub>	Input current (VBUS) in buck mode when converter is switching	VBUS=5V, charge disabled, converter switching, ISYS = 0A		2.3		mA
		VAC/VBUS = 5V, HIZ mode, no battery		37	50	μΑ
I <sub>HIZ_VBUS</sub>	Quiescent input current in HIZ	VAC/VBUS = 12V, HIZ mode, no battery		68	90	μΑ
VBUS / VBAT SU	PPLY					
V <sub>VBUS_OP</sub>	VBUS operating range		4		13.5	V
V <sub>VBUS_UVLOZ</sub>	VBUS rising for active I2C, no battery	VBUS rising		3.3	3.7	V
V <sub>VBUS_UVLO</sub>	VBUS falling to turnoff I2C, no battery	VBUS falling		3	3.3	V
V <sub>VBUS_PRESENT</sub>	VBUS to enable REGN	VBUS rising		3.65	3.9	V
$V_{VBUS\_PRESENTZ}$	VBUS to disable REGN	VBUS falling		3.15	3.4	V
V <sub>SLEEP</sub>	Enter Sleep mode threshold	VBUS falling, VBUS - VBAT, VBAT = 4V	15	60	110	mV
V <sub>SLEEPZ</sub>	Exit Sleep mode threshold	VBUS rising, VBUS - VBAT, VBAT = 4V	115	220	340	mV
		VAC rising, OVP[1:0]=00	5.45	5.85	6.07	V
	VAC overvoltage rising threshold to	VAC rising, OVP[1:0]=01	6.1	6.4	6.75	V
	turn off switching	VAC rising, OVP[1:0]=10	10.45	11	11.55	V
V · ·		VAC rising, OVP[1:0]=11 (default)	13.5	14.2	14.85	V
V <sub>ACOV</sub>		VAC falling, OVP[1:0]=00	5.2	5.6	5.8	V
	VAC overvoltage falling threshold to	VAC falling, OVP[1:0]=01	5.8	6.2	6.45	V
	resume switching	VAC falling, OVP[1:0]=10	10	10.7	11.1	V
		VAC falling, OVP[1:0]=11 (default)	13	13.9	14.5	V
V <sub>BAT_UVLOZ</sub>	BAT voltage for active I2C, no VBUS	VBAT rising	2.5			V

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



 $V_{VBUS\_UVLOZ} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>BAT_DPLZ</sub>	BAT depletion rising threshold to turn on BATFET	VBAT rising	2.35		2.8	V
V <sub>BAT_DPL</sub>	BAT depletion falling threshold to turn off BATFET	VBAT falling	2.18		2.62	V
V <sub>POORSRC</sub>	Bad adapter detection threshold	VBUS falling	3.75	3.9	4.0	V
POWER-PATH M	ANAGEMENT				1	
V <sub>SYS_MIN</sub>	Typical minimum system regulation voltage	VBAT=3.2V < SYS_MIN = 3.5V, ISYS = 0A	3.5	3.65		V
V <sub>SYS_OVP</sub>	System overvoltage threshold	VREG = 4.35V, Charge disabled, ISYS = 0A		4.7		V
R <sub>ON_RBFET</sub>	Blocking FET on-resistance (BQ25618E)			35		mΩ
R <sub>ON_RBFET</sub>	Blocking FET on-resistance (BQ25619E)			45		mΩ
R <sub>ON_HSFET</sub>	High-side switching FET on-resistance (BQ25618E)			55		mΩ
R <sub>ON_HSFET</sub>	High-side switching FET on-resistance (BQ25619E)			62		mΩ
R <sub>ON_LSFET</sub>	Low-side switching FET on-resistance (BQ25618E)			60		mΩ
R <sub>ON_LSFET</sub>	Low-side switching FET on-resistance (BQ25619E)			71		mΩ
V <sub>BATFET_FWD</sub>	BATFET forward voltage in supplement mode	BAT discharge current 10mA, converter running		30		mV
BATTERY CHAR	GER					
V <sub>REG_RANGE</sub>	Typical charge voltage regulation range		3.5		4.52	V
V <sub>REG_STEP</sub>	Typical charge voltage step	4.3V < VREG < 4.52V		10		mV
		VREG = 4.2V, T <sub>J</sub> = -40°C - 85°C	4.179	4.2	4.221	V
V <sub>REG_ACC</sub>	Charge voltage accuracy	VREG = 4.35V, T <sub>J</sub> = -40°C - 85°C	4.329	4.35	4.371	V
		VREG = 4.45V, T <sub>J</sub> = -40°C - 85°C	4.428	4.45	4.472	V
I <sub>CHG_RANGE</sub>	Typical charge current regulation range		0		1.5	Α
I <sub>CHG_STEP</sub>	Typical charge current regulation step			20		mA
		ICHG = 0.24A, VBAT = 3.1V or 3.8V, T <sub>J</sub> = -40°C - 85°C	0.216	0.24	0.264	Α
I <sub>CHG_ACC</sub>	Fast charge current regulation accuracy	ICHG = 0.72A, VBAT = 3.1V or 3.8V, T <sub>J</sub> = -40°C - 85°C	0.6768	0.72	0.7632	Α
		ICHG = 1.50A, VBAT = 3.1V or 3.8V, T <sub>J</sub> = -40°C - 85°C	1.41	1.5	1.59	Α
I <sub>PRECHG_RANGE</sub>	Typical pre-charge current range		20		260	mA
I <sub>PRECHG_STEP</sub>	Typical pre-charge current step			20		mA
1	Drocharge current	VBAT = 2.6V, IPRECHG = 40mA	28	40	52	mA
PRECHG_ACC	Precharge current accuracy	VBAT = 2.6V, IPRECHG = 120mA	84	120	156	mA
I <sub>TERM_RANGE</sub>	Typical termination current range		20		260	mA
I <sub>TERM STEP</sub>	Typical termination current step			20		mA



 $V_{VBUS\_UVLOZ} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

otherwise noted	1)					
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Termination current accuracy	ITERM=40mA, ICHG>260mA, VREG=4.35V, T <sub>J</sub> = 0°C - 85°C	30	40	50	mA
TERM_ACC	Termination current accuracy	ITERM=20mA, ICHG<260mA, VREG=4.35V, T <sub>J</sub> = 0°C - 85°C	10	20	30	mA
V <sub>BAT_SHORTZ</sub>	Battery short voltage rising threshold to start pre-charge	VBAT rising	2.13	2.25	2.35	V
V <sub>BAT_SHORT</sub>	Battery short voltage falling threshold to stop pre-charge	VBAT falling	1.85	2	2.15	V
I <sub>BAT_SHORT</sub>	Battery short trickle charging current	VBAT < V <sub>BAT_SHORTZ</sub>	15	25	30	mA
$V_{BATLOWV}$	Battery LOWV rising threshold to start fast-charge	VBAT rising	3	3.12	3.24	V
*BAILOWV	Battery LOWV falling threshold to stop fast-charge	VBAT falling	2.7	2.8	2.9	V
V	Battery recharge threshold	VRECHG=0, VBAT falling (default)	90	120	150	mV
V <sub>RECHG</sub>	Dattery recharge threshold	VRECHG=1, VBAT falling	185	210	245	mV
I <sub>SYS_LOAD</sub>	System discharge load current during SYSOVP			30		mA
D	Ratton, EET on registance	T <sub>J</sub> = -40°C - 85°C		19.5	26	mΩ
R <sub>ON_BATFET</sub>	Battery FET on-resistance	T <sub>J</sub> = -40°C - 125°C		19.5	30	mΩ
BATTERY OVER	R-VOLTAGE PROTECTION				,	
\/	Battery overvoltage rising threshold	VBAT rising, as percentage of VREG	103	104	105	%
$V_{BAT\_OVP}$	Battery overvoltage falling threshold	VBAT falling, as percentage of VREG	101	102	103	%
INPUT VOLTAGI	E / CURRENT REGULATION					
V <sub>INDPM_RANGE</sub>	Typical input voltage regulation range		3.9		5.4	V
V <sub>INDPM_STEP</sub>	Typical input voltage regulation step			100		mV
V <sub>INDPM_ACC</sub>	Typical input voltage regulation accuracy		4.365	4.5	4.635	V
V <sub>INDPM_TRACK</sub>	VINDPM threshold to track battery voltage	VBAT = 4.35V, VINDPM_BAT_TRACK = VBAT+200mV	4.45	4.55	4.74	V
I <sub>INDPM_RANGE</sub>	Typical input current regulation range		0.1		3.2	Α
I <sub>INDPM_STEP</sub>	Typical input current regulation step			100		mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	IINDPM = 500mA (T <sub>J</sub> =-40°C - 85°C)	450	465	500	mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	IINDPM = 900mA (T <sub>J</sub> =-40°C-85°C)	750	835	900	mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	IINDPM = 1500mA (T <sub>J</sub> =-40°C-85°C)	1300	1390	1500	mA
THERMAL REG	ULATION AND THERMAL SHUTDOWN					
T <sub>REG</sub>	Junction temperature regulation	TREG = 90°C		90		°C
· KEG	accuracy	TREG = 110°C		110		°C
T <sub>SHUT</sub>	Thermal Shutdown Rising threshold	Temperature Increasing		150		°C
	Thermal Shutdown Falling threshold	Temperature Decreasing		130		°C
CHARGE MODE	THERMISTOR COMPARATOR					
V <sub>T1_RISE%</sub>	TS pin voltage rising threshold, Charge suspended above this voltage.	As Percentage to REGN (0°C w/ 103AT)	72.4	73.3	74.2	%
V <sub>T1_FALL</sub> %	TS pin voltage falling threshold. Charge re-enabled to 20% of ICHG and VREG below this voltage.	As Percentage to REGN	71.5	72	72.5	%

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



 $V_{VBUS\_UVLOZ} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to +125°C, and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

otherwise note	ed)	OLLLI 7 U	o .	,,		`
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		As Percentage to REGN, JEITA_T2=5°C w/ 103AT	70.25	70.75	71.25	%
Vza piese	TS pin voltage rising threshold,	As Percentage to REGN, JEITA_T2=10°C w/ 103AT	67.75	68.25	68.75	%
V <sub>T2_RISE</sub> %	Charge back to 20% of ICHG and VREG above this voltage.	As Percentage to REGN, JEITA_T2=15°C w/ 103AT	64.75	65.25	65.75	%
		As Percentage to REGN, JEITA_T2=20°C w/ 103AT	61.75	62.25	62.75	%
		As Percentage to REGN, JEITA_T2=5°C w/ 103AT	68.7	69.2	69.7	%
V	TS pin voltage falling threshold. Charge back to ICHG and VREG	As Percentage to REGN, JEITA_T2=10°C w/ 103AT	66.45	66.95	67.45	%
V <sub>T2_FALL</sub> %	below this voltage.	As Percentage to REGN, JEITA_T2=15°C w/ 103AT	63.7	64.2	64.7	%
		As Percentage to REGN, JEITA_T2=20°C w/ 103AT	60.7	61.2	61.7	%
		As Percentage to REGN, JEITA_T3=40°C w/ 103AT	47.75	48.25	48.75	%
VTO FALLS	TS pin voltage falling threshold. Charge to ICHG and 4.1V below this	As Percentage to REGN, JEITA_T3=45°C w/ 103AT	44.25	44.75	45.25	%
V <sub>T3_FALL</sub> %	voltage.	As Percentage to REGN, JEITA_T3=50°C w/ 103AT	40.2	40.7	41.2	%
		As Percentage to REGN, JEITA_T3=55°C w/ 103AT	37.2	37.7	38.2	%
		As Percentage to REGN, JEITA_T3=40°C w/ 103AT	48.8	49.3	49.8	%
	TS pin voltage rising threshold. Charge back to ICHG and VREG above this voltage.	As Percentage to REGN, JEITA_T3=45°C w/ 103AT	45.3	45.8	46.3	%
V <sub>T3_RISE</sub> %		As Percentage to REGN, JEITA_T3=50°C w/ 103AT	41.3	41.8	42.3	%
		As Percentage to REGN, JEITA_T3=55°C w/ 103AT	38.5	39	39.5	%
V <sub>T5_FALL%</sub>	TS pin voltage falling threshold, charge suspended below this voltage.	As Percentage to REGN (60°C w/ 103AT)	33.7	34.2	35.1	%
V <sub>T5_RISE</sub> %	TS pin voltage rising threshold. Charge back to ICHG and 4.1V above this voltage.	As Percentage to REGN	35	35.5	36	%
SWITCHING C	ONVERTER					
F <sub>SW</sub>	PWM switching frequency	Oscillator frequency	1.32	1.5	1.68	MHz
D <sub>MAX</sub>	Maximum PWM Duty Cycle			97		%
REGN LDO						
$V_{REGN}$	REGN LDO output voltage	$V_{VBUS}$ = 5V, $I_{REGN}$ = 20mA $V_{VBUS}$ = 9V, $I_{REGN}$ = 20mA	4.58 5.6	4.7	4.8 6.5	V
I <sub>REGN</sub>	REGN LDO current limit	V <sub>VBUS</sub> = 5V, V <sub>REGN</sub> = 3.8V	50			mA
I2C INTERFAC	E (SCL, SDA)	•	1			
V <sub>IH</sub>	Input high threshold level, SDA and SCL	Pull up rail 1.8V	1.3			V
V <sub>IL</sub>	Input low threshold level	Pull up rail 1.8V			0.4	V
V <sub>OL</sub>	Output low threshold level	Sink current = 5mA			0.4	V
I <sub>BIAS</sub>	High-level leakage current	Pull up rail 1.8V			1	μΑ

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH_SDA</sub>	Input high threshold level, SDA	Pull up rail 1.8V	1.3			V
V <sub>IL_SDA</sub>	Input low threshold level	Pull up rail 1.8V			0.4	V
$V_{OL\_SDA}$	Output low threshold level	Sink current = 5mA			0.4	V
I <sub>BIAS_SDA</sub>	High-level leakage current	Pull up rail 1.8V			1	μΑ
V <sub>IH_SCL</sub>	Input high threshold level, SDA	Pull up rail 1.8V	1.3			V
V <sub>IL_SCL</sub>	Input low threshold level	Pull up rail 1.8V			0.4	V
V <sub>OL_SCL</sub>	Output low threshold level	Sink current = 5mA			0.4	V
I <sub>BIAS_SCL</sub>	High-level leakage current	Pull up rail 1.8V			1	μA
LOGIC INPUT	T PIN		•		'	
V <sub>IH</sub>	Input high threshold level (/CE, PSEL)		1.3			V
V <sub>IL</sub>	Input low threshold level (/CE, PSEL)				0.4	V
I <sub>IN_BIAS</sub>	High-level leakage current (/CE, PSEL)	Pull up rail 1.8V			1	μΑ
LOGIC OUTP	PUT PIN				'	
V <sub>OL</sub>	Output low threshold level (/INT, STAT, /PG)	Sink current = 5mA			0.4	V
I <sub>OUT_BIAS</sub>	High-level leakage current (/INT, STAT, /PG)	Pull up rail 1.8V			1	μΑ

## 8.6 Timing Requirements

		MIN	NOM	MAX	UNIT
VBUS / VBAT POV	VER UP				
t <sub>VBUS_OV</sub>	VBUS OVP Reaction-time		130		ns
t <sub>POORSRC</sub>	Bad adapter detection duration		30		ms
t <sub>POORSRC_RETRY</sub>	Bad adapter detection retry wait time		2		s
BATTERY CHARG	ER				
t <sub>TERM_DGL</sub>	Deglitch time for charge termination		30		ms
t <sub>RECHG_DGL</sub>	Deglitch time for recharge threshold		30		ms
t <sub>TOP_OFF</sub>	Typical top-off timer accuracy TOP_OFF_TIMER[1:0]=10		30		min
t <sub>SAFETY</sub>	Charge safety timer accuracy, CHG_TIMER = 20hr	17	20	24	hr
t <sub>SAFETY</sub>	Charge safety timer accuracy, CHG_TIMER = 10hr	8	10	12	hr
QON Timing				'	
t <sub>SHIPMODE</sub>	QON low time to turn on BATFET and exit shipmode (–10°C ≤ TJ ≤ 60°C)	0.9		1.3	s
t <sub>QON_RST</sub>	QON low time before BATFET full system reset (-10°C ≤ TJ ≤ 60°C)	8		12	s
t <sub>BATFET_RST</sub>	BATFET off time during full system reset (–10°C ≤ TJ ≤ 60°C)	250		400	ms
t <sub>BATFET_DLY</sub>	Delay time before BATFET turn off in ship mode (–10°C ≤ TJ ≤ 60°C)	10		15	s
I2C INTERFACE				1	
f <sub>SCL</sub>	SCL clock frequency			400	kHz
t <sub>SU_STA</sub>	Data set-up time	10			ns
t <sub>HD_DAT</sub>	Data hold time	0		70	ns
t <sub>rDA</sub>	Rise time of SDA signal	10		80	ns
t <sub>fDA</sub>	Fall time of SDA signal	10		80	ns
DIGITAL CLOCK A	AND WATCHDOG				

Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated




8.6 Timing Requirements (continued)

		MIN	NOM	MAX	UNIT
f <sub>LPDIG</sub>	Digital low-power clock (REGN LDO is disabled)		30		kHz
f <sub>DIG</sub>	Digital power clock		500		kHz
t <sub>WDT</sub>	Watchdog Reset time (WATCHDOG REG05[5:4] = 160s)		160		s

## 8.7 Typical Characteristics





BQ25618EVM  $\,$  V  $_{BAT}$  = 3.8 V  $\,$  Inductor 1.0  $\mu H,\, DCR$  = 27  $m\Omega$ 

Figure 8-2. Charge Efficiency




Figure 8-3. Charge Current Accuracy




Figure 8-4. Battery Charge Voltage vs Junction Temperature


10 35 60 Junction Temperature (°C) 110 125

85

4.25

-40

-15






## 9 Detailed Description

## 9.1 Overview

The BQ25618E/619E device is a highly integrated 1.5-A switch-mode battery charger for single cell Li-Ion and Li-polymer battery. It includes the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4), and bootstrap diode for the high-side gate drive.

## 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 Power-On-Reset (POR)

The device powers internal bias circuits from the higher voltage of VBUS and BAT. When  $V_{VBUS}$  rises above  $V_{VBUS\_UVLOZ}$  or  $V_{BAT}$  rises above  $V_{BAT\_UVLOZ}$ , the sleep comparator, battery depletion comparator and BATFET driver are active. I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

#### 9.3.2 Device Power Up From Battery Without Input Source

If only the battery is present and the voltage is above depletion threshold ( $V_{BAT\_DPLZ}$ ), the BATFET turns on and connects the battery to the system. The REGN stays off to minimize the quiescent current. The low  $R_{DSON}$  of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

The device always monitors the discharge current through BATFET. When the system is overloaded or shorted  $(I_{BAT} > I_{SYS OCP Q4})$ , the device turns off BATFET immediately.

With I<sup>2</sup>C, when the BATFET turns off due to over-current, the device sets the BATFET\_DIS bit to indicate the BATFET is disabled until the input source plugs in again or one of the methods described in Section 9.3.6.2 is applied to re-enable BATFET.

#### 9.3.3 Power Up From Input Source

When an input source is plugged in, the device checks the input source voltage to turn on the REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

- 1. Power Up REGN LDO, see Section 9.3.3.1
- 2. Poor Source Qualification, see Section 9.3.3.2
- Input Source Type Detection is based on PSEL to set default input current limit (IINDPM threshold), see Section 9.3.3.3
- 4. Input Voltage Limit Threshold Setting (VINDPM threshold), see Section 9.3.3.4
- 5. Power Up Converter, see Section 9.3.3.5

## 9.3.3.1 Power Up REGN LDO

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. It also provides the bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN LDO is enabled when all the below conditions are valid:

- V<sub>VBUS</sub> > V<sub>VBUS</sub> UVLOZ
- In buck mode, V<sub>VBUS</sub> > V<sub>BAT</sub> + V<sub>SLEEPZ</sub>
- · After 220-ms delay is completed

During high impedance mode when EN\_HIZ bit is 1, REGN LDO turns off. The battery powers up the system.

#### 9.3.3.2 Poor Source Qualification

After the REGN LDO powers up, the device starts to check current capability of the input source. The first step is poor source detection.

VBUS voltage above V<sub>POORSRC</sub> when pulling I<sub>BADSRC</sub> (typical 30 mA)

With  $I^2C$ , once the input source passes poor source detection, the status register bit VBUS\_GD is set to 1 and the  $\overline{INT}$  pin is pulsed to signal to the host.

If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

## 9.3.3.3 Input Source Type Detection (IINDPM Threshold)

After poor source detection, the device runs input source detection through the PSEL pin. The PSEL pin sets input current limit 0.5 A (HIGH) or 2.4 A (LOW). After input source type detection is completed, the  $\overline{PG}$  pin is asserted to LOW and PG STAT bit is set to 1 (BQ25619E only).

www.ti.com

With I<sup>2</sup>C, after input source type detection is completed, an INT pulse is asserted to the host. in addition, the following register bits are updated:

- 1. Input Current Limit (IINDPM) register is updated from detection result
- 2. VBUS STAT bit is updated to indicate USB or other input source
- 3. PG STAT bit is updated to indicate good adapter plugs in (BQ25619E only)

The host can over-write the IINDPM register to change the input current limit if needed.

#### 9.3.3.3.1 PSEL Pins Sets Input Current Limit

The device with PSEL pin directly takes the USB PHY device output to decide whether the input is USB host or charging port. When the device operates in host-control mode, the host needs to IINDET EN bit set to 1 to update the IINDPM register. When the device is in default mode. PSEL value updates IINDPM in real time.

Table 9-1. Input Current Limit Setting from PSEL

INPUT DETECTION	PSEL PIN	INPUT CURRENT LIMIT (ILIM)	VBUS_STAT
USB SDP	HIGH	500 mA	001
Adapter	LOW	2.4A	011

#### 9.3.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device has two modes to set the VINDPM threshold.

- Fixed VINDPM threshold. The VINDPM is default set at 4.5 V (programmable from 3.9 V to 5.4 V).
- VINDPM threshold tracks the battery voltage to optimize the converter headroom between input and output. When it is enabled in REG07[1:0], the actual input voltage limit is the higher of the VINDPM setting in register and V<sub>BAT</sub> + offset voltage in VINDPM\_BAT\_TRACK[1:0].

#### 9.3.3.5 Power Up Converter in Buck Mode

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. The system voltage is powered from the converter instead of the battery. If battery charging is disabled, the BATFET turns off. Otherwise, the BATFET stays on to charge the battery.

The device provides soft-start when system rail is ramping up. When the system rail is below V<sub>BAT SHORT</sub>, the input current is limited to the lower of 200 mA or IINDPM register setting. The system load shall be appropriately planned not to exceed the 200-mA IINDPM limit. After the system rises above V<sub>BAT SHORTZ</sub>, the device input current limit is the value set by the IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5-MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature simplifying output filter design.

The converter supports PFM operation by default for fast transient response during system voltage regulation and better light load efficiency. The PFM DIS bit disables PFM operation if system voltage is not in regulation.

#### 9.3.3.6 HIZ Mode with Adapter Present

By setting EN HIZ bit to 1 with adapter, the device enters high impedance state (HIZ). In HIZ mode, the system is powered from battery even with good adapter present. The device is in the low input guiescent current state with Q1 RBFET, REGN LDO and the bias circuits off.

## 9.3.4 Power Path Management

The device accommodates a wide range of input sources such as USB, wall adapter, or car charger. The device provides automatic power path selection to supply the system (SYS) from the input source (VBUS), battery (BAT), or both.

#### 9.3.4.1 Narrow Voltage DC (NVDC) Architecture

The device deploys NVDC architecture with BATFET separating system from battery. The minimum system voltage is set by the SYS\_MIN bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage.

When the battery is below the minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 180 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, the BATFET is fully on and the voltage difference between the system and battery is the  $V_{DS}$  of the BATFET.

When battery charging is disabled and above the minimum system voltage setting or charging is terminated, the system is always regulated at typically 50 mV above the battery voltage. The status register VSYS\_STAT bit goes to 1 when the system is in minimum system voltage regulation.




Figure 9-1. System Voltage vs Battery Voltage

#### 9.3.4.2 Dynamic Power Management

To meet the maximum current limit in the USB specification and avoid overloading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is overloaded, either the current exceeds the input current limit (IINDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit or the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement mode where the BATFET turns on and the battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VINDPM\_STAT or IINDPM\_STAT go to 1.

#### 9.3.4.3 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated so that the minimum BATFET  $V_{DS}$  stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce  $R_{DSON}$  until the BATFET is in full conduction. At this point onwards, the BATFET  $V_{DS}$  linearly increases with discharge current. The BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.

## 9.3.5 Battery Charging Management

The device charges 1-cell Li-lon battery with up to 1.5-A charge current for high capacity tablet battery. The 19.5- $m\Omega$  BATFET improves charging efficiency and minimizes the voltage drop during discharging.

## 9.3.5.1 Autonomous Charging Cycle

When battery charging is enabled (CHG\_CONFIG bit = 1 and  $\overline{\text{CE}}$  pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in Table 9-2. The host configures the power path and charging parameters by writing to the corresponding registers through I<sup>2</sup>C.

**Table 9-2. Charging Parameter Default Setting** 

DEFAULT MODE	BQ25618E/619E
Charging voltage	4.20 V
Charging current	340 mA
Pre-charge current	40 mA
Termination current	60 mA
Temperature profile	JEITA
Safety timer	10 hours

A new charge cycle starts when the following conditions are valid:

- · Converter starts
- Battery charging is enabled (CHG\_CONFIG bit = 1 and I<sub>CHG</sub> register is not 0 mA and CE is low)
- No thermistor fault on TS (TS pin can be ignored by setting TS IGNORE bit to 1)
- · No safety timer fault
- BATFET is not forced to turn off (BATFET\_DIS bit = 0)

The device automatically terminates the charging cycle when the charging current is below the termination threshold, the battery voltage is above the recharge threshold, and the device is not in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, toggle  $\overline{\text{CE}}$  pin or CHG\_CONFIG bit will initiate a new charging cycle. Adapter removal and replug will also restart a charging cycle.

The STAT output indicates the charging status: charging (LOW), charging complete or charge disable (HIGH) or charging fault (blinking). The status register (CHRG\_STAT) indicates the different charging phases: 00-charging disable, 01-pre-charge, 10-fast charge (CC) and constant voltage (CV), 11-charging done. Once a charging cycle is completed, an  $\overline{\text{INT}}$  pulse is asserted to notify the host.

#### 9.3.5.2 Battery Charging Profile

The device charges the battery in five phases: battery short, preconditioning, constant current, constant voltage and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

Resistance between charger output and battery cell terminal such as board routing, connector, MOSFETs and sense resistor can force the charging process to move from constant current to constant voltage too early and increase charge time. To speed up the charging cycle, the device provides BATSNS pin to extend the constant current charge time to deliver maximum power to battery. BATSNS pin should be connected directly to battery cell terminal to remotely sense battery cell voltage. When battery voltage is above  $V_{BAT\_DPLZ}$ , charger will detect whether the BATSNS pin is connected to BAT or not.

- If BATSNS pin is not connected to BAT, BATSNS\_DIS = 1, and charger regulates battery voltage through the BAT pin
- If BATSNS pin is connected to BAT, BATFET\_DIS = 0, and charger regulates battery voltage through the BATSNS pin

When battery voltage is below  $V_{BAT\_DPLZ}$ , charger will automatically regulate charge voltage through BAT pin without BATSNS detection.

When battery voltage rises above V<sub>BAT\_DPLZ</sub>, host can set BATSNS\_DIS to 0, to initiate BATSNS detection



**Table 9-3. Charging Current Setting** 

V <sub>BAT</sub>	CHARGING CURRENT	DEFAULT SETTING	CHRG_STAT
< 2.2 V	I <sub>BAT_SHORT</sub>	25 mA	01
2.2 V to 3 V	I <sub>PRECHG</sub>	40 mA	01
> 3 V	I <sub>CHG</sub>	340 mA	10




Figure 9-2. Battery Charging Profile

#### 9.3.5.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above the recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The STAT is asserted HIGH to indicate charging done. The converter keeps running to power the system, and BATFET can turn on again to engage Section 9.3.4.3.

If the device is in IINDPM/VINDPM regulation, or thermal regulation, the actual charging current will be less than the termination value. In this case, termination is temporarily disabled.

When termination occurs, STAT pin goes HIGH. The status register CHRG\_STAT is set to 11, and an INT pulse is asserted to the host. Termination can be disabled by writing 0 to EN\_TERM bit prior to charge termination.

The termination current is set in REG03[3:0]. For small capacity battery, the termination current can be set as low as 20 mA for full charge. Due to the termination current accuracy, the actual termination current may be higher than the termination target. In order to compensate for termination accuracy, a programmable top-off timer can be applied after termination is detected. The top-off timer will follow safety timer constraints, such that if safety timer is suspended, so will the top-off timer. Similarly, if safety timer is doubled, so will the termination top-off timer. TOPOFF\_ACTIVE bit reports whether the top off timer is active or not. The host can read CHRG\_STAT and TOPOFF\_ACTIVE to find out the termination status. STAT pin stays HIGH during top-off timer counting cycle.

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value (01, 10, 11) after termination will have no effect unless a recharge cycle is initiated. The top-off timer will immediately stop if it is disabled (00). An  $\overline{\text{INT}}$  is asserted to the host when entering top-off timer segment as well as when top-off timer expires.

#### 9.3.5.4 Thermistor Qualification

The device provides a single thermistor input for battery temperature monitoring.

#### 9.3.5.4.1 JEITA Guideline Compliance During Charging Mode

To improve the safety of charging Li-ion batteries, the JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin, as a percentage of  $V_{REGN}$ , must be within the  $V_{T1\_FALL\%}$  to  $V_{T5\_RISE\%}$  thresholds. If the TS voltage percentage exceeds the T1-T5 range, the controller suspends charging, a TS fault is reported and waits until the battery temperature is within the T1 to T5 range.

At cool temperature (T1-T2), the charge current is reduced to a programmable fast charge current (0%, 20% default, 50%, 100% of  $I_{CHG}$ , by JEITA\_ISET). At warm temperature (T3-T5), the charge voltage is reduced to 4.1 V or kept at  $V_{REG}$  (JEITA\_VSET). and the charge current can be reduced to a programmable level (0%, 20%, 50%, 100% default). Battery termination is disabled in T3-T5. The charger provides more flexible settings on T2 and T3 threshold as well to program the temperature profile beyond JEITA. When the T1 is set to 0°C and T5 is set to 60°C, T2 can be programmed to 5.5°C/10°C(default)/15°C/20°C, and T3 can be programmed to 40°C/45.5°C(default)/50.5°C/54.5°C.

When charger does not need to monitor the NTC, host sets TS\_IGNORE bit to 1 to ignore the TS pin condition during charging mode. If TS\_IGNORE bit is set to 1, TS pin is ignored and the charger ignore TS pin input. In this case, NTC FAULT bits are 000 to report normal TS status.




Figure 9-3. JEITA Profile

Equation 1 through Equation 2 describe how to calculate resistor divider values on TS pin.




Figure 9-4. TS Pin Resistor Network

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}}$$
(1)

$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - 1\right)}$$
(2)

In the equations above, R<sub>NTC, T1</sub> is NTC thermistor resistance value at temperature T1 and R<sub>NTC, T5</sub> is NTC thermistor resistance values at temperature T5. Select 0°C to 60°C range for Li-ion or Li-polymer battery then

- R<sub>NTC,T1</sub> = 27.28 KΩ (0°C)
- $R_{NTC,T5} = 3.02 \text{ K}\Omega (60^{\circ}\text{C})$
- RT1 = 5.3 KΩ
- RT2 = 31.14 KΩ

#### 9.3.5.5 Charging Safety Timer

The device has a built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 2 hours when the battery is below  $V_{BATLOWV}$  threshold and 10 hours (10/20 hours in REG05[2]) when the battery is higher than  $V_{BATLOWV}$  threshold. When the safety timer expires, STAT pin is blinking at 1 Hz to report a safety timer expiration fault.

The user can program the fast charge safety timer through  $I^2C$  (CHG\_TIMER bit REG05[2]). When safety timer expires, the fault register CHRG\_FAULT bits (REG09[5:4]) are set to 11 and an  $\overline{INT}$  is asserted to the host. The safety timer (both fast charge and pre-charge) can be disabled through  $I^2C$  by setting EN\_TIMER bit.

During IINDPM/VINDPM regulation, thermal regulation, or JEITA cool/warm when fast charge current is reduced, the safety timer counts at a half clock rate, because the actual charge current is likely below the setting. For example, if the charger is in input current regulation (IINDPM\_STAT = 1) throughout the whole charging cycle, and the safety time is set to 10 hours, the safety timer will expire in 20 hours. This half clock rate feature can be disabled by writing 0 to the TMR2X EN bit.

During faults of BAT\_FAULT, NTC\_FAULT that lead to charging suspend, safety timer is suspended as well. Once the fault goes away, timer resumes. If user stops the current charging cycle, and start again, timer gets reset (toggle  $\overline{\text{CE}}$  pin or CHG\_CONFIG bit).

## 9.3.6 Ship Mode and QON Pin

## 9.3.6.1 BATFET Disable (Enter Ship Mode)

To extend battery life and minimize power when the system is powered off during system idle, shipping, or storage, the device turns off BATFET so that the system voltage is floating to minimize the battery leakage current. When the host sets the BATFET\_DIS bit, the charger can turn off the BATFET immediately or delay by

www.ti.com

tBATFET DLY as configured by the BATFET\_DLY bit. To set the device into Ship Mode with the adapter present, the host has to first set BATFET\_RST\_VBUS to 1 and then BATFET\_DIS to 1. The charger will turn off the BATFET (no charging, no supplement) while the adapter is still attached. When the adapter is removed, the charger will enter Ship Mode.

### 9.3.6.2 BATFET Enable (Exit Ship Mode)

When the BATFET is disabled (in Ship Mode) as indicated by setting BATFET DIS, one of the following events can enable the BATFET to restore system power:

- 1. Plug in adapter
- 2. Clear BATFET\_DIS bit
- 3. Set REG\_RST bit to reset all registers including BATFET\_DIS bit to default (0)
- 4. A logic high to low transition on  $\overline{\text{QON}}$  pin with  $t_{\text{SHIPMODE}}$  deglitch time to enable BATFET to exit Ship Mode.

### 9.3.6.3 BATFET Full System Reset

The BATFET functions as a load switch between battery and system when input source is not plugged in. When BATFET\_RST\_EN = 1 and BATFET\_DIS = 0, BATFET full system reset function is enabled. By changing the state of BATFET from on to off, systems connected to SYS can be effectively forced to have a power-on-reset. After the reset is complete, device is in POR state, and all the registers are in POR default settings. The QON pin supports push-button interface to reset system power without host by changing the state of BATFET. Internally, it is pulled up to the  $V_{OON}$  voltage through a 200-k $\Omega$  resistor.

When the QON pin is driven to logic low for t<sub>OON RST</sub>, BATFET reset process starts. The BATFET is turned off for t<sub>BATFET RST</sub> and then it is re-enabled to reset system power. This function can be disabled by setting BATFET\_RST\_EN bit to 0.

BATFET full system reset functions either with or without adapter present. If BATFET RST WVBUS = 1, the system reset function starts after t<sub>OON RST</sub> when QON pin is pushed to LOW. Once the reset process starts, the device first goes into HIZ mode to turn off the converter, and then power cycles BATFET. If BATFET\_RST\_WVBUS = 0, the system reset function does not start until  $t_{QON\ RST}$  after  $\overline{QON}$  pin is pushed to LOW and adapter is removed.

After BATFET full system reset is complete, the device will power up again if EN HIZ is not set to 1 before the system reset.






Figure 9-5. QON Timing

#### 9.3.7 Status Outputs (STAT, INT, PG)

## 9.3.7.1 Power Good Indicator (PG\_STAT Bit; BQ25619E only)

The PG\_STAT bit goes 1 to indicate a good input source when:

- V<sub>VBUS</sub> above V<sub>VBUS</sub> UVLO
- V<sub>VBUS</sub> above battery (not in sleep)
- V<sub>VBUS</sub> below V<sub>ACOV</sub> threshold
- V<sub>VBUS</sub> above V<sub>POORSRC</sub> (typical 3.8 V) when I<sub>BADSRC</sub> (typical 30 mA) current is applied (not a poor source)
- Completed Section 9.3.3.3

#### 9.3.7.2 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED.

Charging in progress (including recharge)

Charging termination (top off timer may be running)

Sleep Mode, charge disable

Charge suspend (input overvoltage, TS fault, safety timer fault or system overvoltage)

STAT INDICATOR

HIGH

Blinking at 1 Hz

Table 9-4. STAT Pin State

### 9.3.7.3 Interrupt to Host ( INT)

In some applications, the host does not always monitor the charger operation. The  $\overline{\text{INT}}$  pulse notifies the host on the device operation. The following events will generate a 256- $\mu$ s  $\overline{\text{INT}}$  pulse.

· Good input source detected

#### www.ti.com

- V<sub>VBUS</sub> above battery (not in sleep)
- V<sub>VBUS</sub> below V<sub>ACOV</sub> threshold
- V<sub>VBUS</sub> above V<sub>POORSRC</sub> (typical 3.8 V) when I<sub>BADSRC</sub> (typical 30 mA) current is applied (not a poor source)
- Input adapter removed
- USB/adapter source identified during Section 9.3.3.3.
- Charge complete
- Any FAULT event in REG09
- VINDPM / IINDPM event detected (REG0A[1:0], maskable)
- · Top off timer starts and expires

REG09[7:0] and REG0A[6:4] report charger operation faults and status change to the host. When a fault/status change occurs, the charger sends out an INT pulse and keeps the state in REG09[7:0]/REG0A[6:4] until the host reads the registers. Before the host reads REG09[7:0]/REG0A[6:4] and all the ones are cleared, the charger would not send any INT upon new fault/status change. To read the current status, the host has to read REG09/ REG0A two times consecutively. The first read reports the pre-existing register status and the second read reports the current register status.

#### 9.3.8 Protections

#### 9.3.8.1 Voltage and Current Monitoring in Buck Mode

#### 9.3.8.1.1 Input Overvoltage Protection (ACOV)

The input voltage is sensed via the VAC pin. The default OVP threshold is 14.2-V, and can be programmed at 5.7 V/6.4 V/11 V/14.2 V via OVP[1:0] register bits . ACOV event will immediately stop converter switching. The device will automatically resume normal operation once the input voltage drops back below the OVP threshold. During ACOV, REGN LDO is on, and the device does not enter HIZ mode.

During ACOV, the fault register CHRG\_FAULT bits are set to 01. An  $\overline{\text{INT}}$  pulse is asserted to the host.

#### 9.3.8.1.2 System Overvoltage Protection (SYSOVP)

The charger device clamps the system voltage during a load transient so that the components connected to the system are not damaged due to high voltage. V<sub>SYS OVP</sub> threshold is about 300-mV above battery regulation voltage when battery charging is terminated. Upon SYSOVP, converter stops switching immediately to clamp the overshoot. The charger pulls 30-mA I<sub>SYS LOAD</sub> discharge current to bring down the system voltage.

#### 9.3.8.2 Thermal Regulation and Thermal Shutdown

#### 9.3.8.2.1 Thermal Protection in Buck Mode

Besides the battery temperature monitor on TS pin, the device monitors the internal junction temperature T<sub>J</sub> to avoid overheating the chip and limits the IC junction temperature in buck mode. When the internal junction temperature exceeds thermal regulation limit (110°C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC surface temperature exceeds T<sub>SHUT</sub> 150°C. The BATFET and converter is enabled to recover when IC temperature is 130°C. The fault register CHRG FAULT is set to 10 during thermal shutdown and an INT is asserted to the host.

#### 9.3.8.3 Battery Protection

## 9.3.8.3.1 Battery Overvoltage Protection (BATOVP)

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery overvoltage occurs, the charger device immediately stops switching. The fault register BAT\_FAULT bit goes high and an INT is asserted to the host.

## 9.3.8.3.2 Battery Overdischarge Protection

When battery is discharged below V<sub>BAT DPL FALL</sub>, the BATFET will latch off to protect battery from over discharge. To recover from overdischarge latch-off, an input source plug-in is required at VAC/VBUS.

#### 9.3.8.3.3 System Overcurrent Protection

 $I_{SYS\_OCP\_Q4}$  sets battery discharge current limit. Once  $I_{BAT} > I_{SYS\_OCP\_Q4}$ , charger will latch off Q4 and put the device into Ship Mode. All methods to exit Ship mode are valid to bring the part out of Q4 latch off.

#### 9.3.9 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C<sup>TM</sup> is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6AH, receiving control inputs from the master device like micro controller or a digital signal processor through REG00-REG0C. Register read beyond REG0C returns 0xFF. The I<sup>2</sup>C interface supports both Standard Mode (up to 100 kbits), and Fast Mode (up to 400 kbits), connecting to the positive supply voltage via a current source or pullup resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

#### 9.3.9.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 9-6. Bit Transfer on the I<sup>2</sup>C Bus

#### 9.3.9.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 9-7. TS START and STOP conditions

#### 9.3.9.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant

Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




Figure 9-8. Data Transfer on the I<sup>2</sup>C Bus

## 9.3.9.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge ninth clock pulse, are generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the ninth clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

#### 9.3.9.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




Figure 9-9. Complete Data Transfer

## 9.3.9.6 Single Read and Write

If the register address is not defined, the charger IC send back NACK and go back to the idle state.




Figure 9-11. Single Read

#### 9.3.9.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG0C.






Figure 9-13. Multi-Read

REG09[7:0]/REG0A[6:4] are fault/status change register. They keep all the fault/status information from last read until the host issues a new read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. In order to get the fault information at present, the host has to read REG09/REG0A for the second time.

#### 9.4 Device Functional Modes

#### 9.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in Default Mode without host management. In Default Mode, the device can be used an autonomous charger with no host or while host is in Sleep Mode. When the charger is in Default Mode, WATCHDOG\_FAULT bit is HIGH. When the charger is in Host Mode, WATCHDOG\_FAULT bit is LOW.

After power-on-reset, the device starts in Default Mode with watchdog timer expired, or Default Mode. All the registers are in the default settings.

In Default Mode, the device keeps charging the battery with 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the buck converter continues to operate to supply system load. Any write command to device transitions the charger from Default Mode to Host Mode. All the device parameters can be programmed by the host. To keep the device in Host Mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WATCHDOG\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

All the device parameters can be programmed by the host. To keep the device in Host Mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WATCHDOG\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.






Figure 9-14. Watchdog Timer Flow Chart



## 9.5 Register Maps

I<sup>2</sup>C Slave Address: 6AH

Default I<sup>2</sup>C Slave Address: 0x6A (1101 010B + R/ $\overline{W}$ )

Table 9-5. I<sup>2</sup>C Registers

Address	Access Type	Acronym	Register Name	Section
00h	R/W	REG00	Input Current Limit	Go
01h	R/W	REG01	Charger Control 0	Go
02h	R/W	REG02	Charge Current Limit	Go
03h	R/W	REG03	Precharge and Termination Current Limit	Go
04h	R/W	REG04	Battery Voltage Limit	Go
05h	R/W	REG05	Charger Control 1	Go
06h	R/W	REG06	Charger Control 2	Go
07h	R/W	REG07	Charger Control 3	Go
08h	R	REG08	Charger Status 0	Go
09h	R	REG09	Charger Status 1	Go
0Ah	R	REG0A	Charger Status 2	Go
0Bh	R	REG0B	Part Information	Go
0Ch	R/W	REG0C	Charger Control 4	Go

Complex bit access types are encoded to fit into small table cells. Table 9-6 shows the codes that are used for access types in this section.

Table 9-6. I<sup>2</sup>C Access Type Codes

145.00000 1300000							
Access Type	Code	Description					
Read Type							
R	R Read						
Write Type	Write Type						
W	W	Write					
Reset Value							
-n		Value after reset					
-X		Undefined value					



# 9.5.1 Input Current Limit Register (Address = 00h) [reset = 17h] Figure 9-15. REG00 Register

7	6	5	4	3	2	1	0
0	0	0	1	0	1	1	1
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-7. REG00 Field Descriptions

Bit	Field	POR	Туре	Reset	Description		
7	EN_HIZ	0	R/W	by REG_RST by Watchdog	HIZ mode enable in Buck Mode. 0 – Disable (default) 1 – Enable		
6	TS_IGNORE	0	R/W	by REG_RST	When charger does not monitor the NTC, host sets this bit to 1 to ignore the TS pin condition during charging.  0 – Include TS pin into charge enable conditions. (default)  1 – Ignore TS pin. Always consider TS is good to allow charging.  NTC_FAULT bits are 000 to report normal status.		
5	BATSNS_DIS	0	R/W	by REG_RST	This bit describes BATSNS pin detection status.  0 – BATSNS detected, charge voltage is regulated through BATSNS pin (default)  1 – BATSNS not detected, charge voltage is regulated through BAT pin and not BATSNS pin.  When battery voltage rises above V <sub>BAT_DPLZ</sub> , host can set BATSNS DIS = 0 to initiate BATSNS detection		
4	IINDPM[4]	1	R/W	by REG_RST	1600 mA	Input current limit setting (maximum limit, not	
3	IINDPM[3]	0	R/W	by REG_RST	800 mA	typical) Offset: 100 mA	
2	IINDPM[2]	1	R/W	by REG_RST	400 mA	Range: 100 mA (000000) – 3.2 A (11111)	
1	IINDPM[1]	1	R/W	by REG_RST	200 mA	Default: 2400 mA (10111)  IINDPM bits are changed automatically after Section 9.3.3.3 is completed PSEL HIGH = 500 mA PSEL LOW = 2.4 A Host can reprogram IINDPM register bits aft input source detection is completed.	
0	IINDPM[0]	1	R/W	by REG_RST	100 mA		

LEGEND: R/W = Read/Write; R = Read only



# 9.5.2 Charger Control 0 Register (Address = 01h) [reset = 1Ah] Figure 9-16. REG01 Register

7	6	5	4	3	2	1	0
0	0	0	1	1	0	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-8. REG01 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	PFM_DIS	0	R/W	by REG_RST	PFM disable in buck mode.  0 – PFM enable (default)  1 – PFM disable
6	WD_RST	0	R/W	by REG_RST by Watchdog	I <sup>2</sup> C Watchdog timer reset. Back to 0 after watchdog timer reset 0 – Normal (default) 1 – Reset
5	Reserved	0	R/W		
4	CHG_CONFIG	1	R/W	by REG_RST by Watchdog	Battery charging buck mode enable. Charging is enabled when $\overline{\text{CE}}$ pin is pulled low, CHG_CONFIG bit is 1 and charge current is not zero.  0 – Charge Disable  1 – Charge Enable (default)
3	SYS_MIN[2]	1	R/W	by REG_RST	System minimum voltage setting.
2	SYS_MIN[1]	0	R/W	by REG_RST	000 – 2.6 V 001 – 2.8 V
1	SYS_MIN[0]	1	R/W	by REG_RST	010 – 3 V 011 – 3.2 V 100 – 3.4 V 101 – 3.5 V (default) 110 – 3.6 V 111 – 3.7 V
0	Reserved	0	R/W		

LEGEND: R/W = Read/Write; R = Read only

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 9.5.3 Charge Current Limit Register (Address = 02h) [reset = 91h] Figure 9-17. REG02 Register

7	6	5	4	3	2	1	0
1	0	0	1	0	0	0	1
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-9. REG02 Field Descriptions

Bit	Field	POR	Туре	Reset	Description		
7	Reserved	1	R/W				
6	Q1_FULLON	0	R/W	by REG_RST	In buck mode, charger will fully to this bit setting when IINDPN IINDPM is over 700 mA, Q1 is 0 – Partially turn on Q1 for bet IINDPM is below 700 mA. (def 1 – Fully turn on Q1 for better 700 mA.	is below 700 mA. When always fully on. er regulation accuracy when	
5	ICHG[5]	0	R/W	by REG_RST by Watchdog	640 mA		
4	ICHG[4]	1	R/W	by REG_RST by Watchdog	320 mA	Fast charge current setting Default: 340 mA (010001) Range: 0 mA (0000001) –	
3	ICHG[3]	0	R/W	by REG_RST by Watchdog	160 mA	1180 mA (111011), 20 mA/ step	
2	ICHG[2]	0	R/W	by REG_RST by Watchdog	80 mA	111100: 1290 mA 111101: 1360 mA	
1	ICHG[1]	0	R/W	by REG_RST by Watchdog	40 mA	-111100: 1430 mA 111100: 1500 mA I <sub>CHG</sub> 0 mA disables charge.	
0	ICHG[0]	1	R/W	by REG_RST by Watchdog	20 mA		

LEGEND: R/W = Read/Write; R = Read only



# 9.5.4 Precharge and Termination Current Limit Register (Address = 03h) [reset = 12h] Figure 9-18. REG03 Register

7	6	5	4	3	2	1	0
0	0	0	1	0	0	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-10. REG03 Field Descriptions

Bit	Field	POR	Type	Reset	Description		
7	IPRECHG[3]	0	R/W	by REG_RST by Watchdog	160 mA	Precharge current setting	
6	IPRECHG[2]	0	R/W	by REG_RST by Watchdog	80 mA	Default: 40 mA (0001) Range: 20 mA (0000) – 260 mA	
5	IPRECHG[1]	0	R/W	by REG_RST by Watchdog	40 mA	(1100) Offset: 20 mA Note: I <sub>PRECHG</sub> > 260 mA is clamped to 260 mA (1100)	
4	IPRECHG[0]	1	R/W	by REG_RST by Watchdog	20 mA		
3	ITERM[3]	0	R/W	by REG_RST by Watchdog	160 mA	-Termination current setting	
2	ITERM[2]	0	R/W	by REG_RST by Watchdog	80 mA	Default: 60 mA (0010) Range: 20 mA – 260 mA (1100)	
1	ITERM[1]	1	R/W	by REG_RST by Watchdog	40 mA	Offset: 20 mA Note: I <sub>TERM</sub> > 260 mA is clamped to 260 mA (1100)	
0	ITERM[0]	0	R/W	by REG_RST by Watchdog	20 mA		

LEGEND: R/W = Read/Write; R = Read only

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 9.5.5 Battery Voltage Limit Register (Address = 04h) [reset = 40h] Figure 9-19. REG04 Register

7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-11. REG04 Field Descriptions

					J-1 iola Boodilpholio
Bit	Field	POR	Type	Reset	Description
7	VBATREG[4]	0	R/W	by REG_RST by Watchdog	Battery voltage setting, also called V <sub>REG</sub> . Default: 4.200 V (01000)
6	VBATREG[3]	1	R/W	by REG_RST by Watchdog	00000 – 3.504 V 00001 – 3.600 V 00010 – 3.696 V
5	VBATREG[2]	0	R/W	by REG_RST by Watchdog	00011 – 3.800 V 00100 – 3.904 V
4	VBATREG[1]	0	R/W	by REG_RST by Watchdog	00101 – 4.000 V 00110 – 4.100 V 00111 – 4.150 V
3	VBATREG[0]	0	R/W	by REG_RST by Watchdog	01000 – 4.200 V 01001 – 11111 – 4.300 V - 4.520 V, 10 mV/step 01110 4.350 V, 10011 4.400 V, 11000 4.450 V, 11101 4.500 V
2	TOPOFF_TIMER[1]	0	R/W	by REG_RST by Watchdog	Top-off timer setting. 00 – Disabled (Default)
1	TOPOFF_TIMER[0]	0	R/W	by REG_RST by Watchdog	10 – 15 minutes 10 – 30 minutes 11 – 45 minutes
0	VRECHG	0	R/W	by REG_RST by Watchdog	Battery recharge threshold setting. 0 – 120 mV (default) 1 – 210 mV

LEGEND: R/W = Read/Write; R = Read only



# 9.5.6 Charger Control 1 Register (Address = 05h) [reset = 9Eh] Figure 9-20. REG05 Register

7	6	5	4	3	2	1	0
1	0	0	1	1	1	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-12. REG05 Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	EN_TERM	1	R/W	by REG_RST by Watchdog	Battery charging termination enable. 0 – Disable 1 – Enable (default)
6	Reserved	0	R/W	by REG_RST by Watchdog	Reserved
5	WATCHDOG[1]	0	R/W	by REG_RST by Watchdog	Watchdog timer setting. 00 – Disable timer
4	WATCHDOG[0]	1	R/W	by REG_RST by Watchdog	01 – 40 s (default) 10 – 80 s 11 – 160 s
3	EN_TIMER	1	R/W	by REG_RST by Watchdog	Battery charging safety timer enable, including both fast charge and precharge timers. Precharge timer is 2 hours. Fast charge timer is set by REG05[2] 0 – Disable 1 – Enable timer (default)
2	CHG_TIMER	1	R/W	by REG_RST by Watchdog	Battery fast charging safety timer setting. 0 – 20 hrs 1 – 10 hrs (default)
1	TREG	1	R/W	by REG_RST by Watchdog	Thermal Regulation Threshold: 0 – 90°C 1 – 110°C (default)
0	JEITA_VSET (45C-60C)	0	R/W	by REG_RST by Watchdog	Battery voltage setting during JEITA warm (T3 – T5, typically 45C – 60C) 0 – Set Charge Voltage to 4.1 V (max) (default) 1 – Set Charge Voltage to V <sub>REG</sub>

LEGEND: R/W = Read/Write; R = Read only

Submit Document Feedback



# 9.5.7 Charger Control 2 Register (Address = 06h) [reset = E6h] Figure 9-21. REG06 Register

7	6	5	4	3	2	1	0
1	1	1	0	0	1	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 9-13. REG06 Field Descriptions

	140.00 10111200011010								
Bit	Field	POR	Type	Reset	Description				
7	OVP[1]	1	R/W	by REG_RST	RST V <sub>ACOV</sub> threshold during Buck Mode.  00 – 5.85 V  01 – 6.4 V (5-V input)  10 – 11 V (9-V input)  11 – 14.2 V (12-V input) (default)				
6	OVP[0]	1	R/W	by REG_RST					
5	Reserved	1	R/W						
4	Reserved	0	R/W						
3	VINDPM[3]	0	R/W	by REG_RST	800 mV	VINDPM threshold setting			
2	VINDPM[2]	1	R/W	by REG_RST	400 mV	Default: 4.5 V (0110)			
1	VINDPM[1]	1	R/W	by REG_RST	200 mV	Range: 3.9 V (0000) – 5.4 V (1111)			
0	VINDPM[0]	0	R/W	by REG_RST	T 100 mV Offset: 3.9 V				

# 9.5.8 Charger Control 3 Register (Address = 07h) [reset = 4Ch] Figure 9-22. REG07 Register

7	6	5	5 4 3		2	1	0	
0	1	0	0	1	1	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-14. REG07 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	IINDET_EN	0	R/W	by REG_RST by Watchdog	Force input source type detection. After the detection is complete, this bit returns to 0.  0 – Not in input current limit detection. (default)  1 – Force input current limit detection when adapter is present.
6	TMR2X_EN	1	R/W	by REG_RST by Watchdog	Safety timer is slowed by 2X during input DPM, JEITA cool/warm or thermal regulation.  0 – Disable. Safety timer duration is set by REG05[2].  1 – Safety timer slowed by 2X during input DPM (both V and I) or JEITA cool/warm (except I <sub>CHG</sub> =100%), or thermal regulation. (default)
5	BATFET_DIS	0	R/W	by REG_RST	BATFET Q4 ON/OFF control. Set this bit to 1 to enter Ship Mode. To reset the device with adapter present, the host shall set BATFET_RST_WVBUS to 1 and then BATFET_DIS to 1.  0 – Turn on Q4. (default)  1 – Turn off Q4 after t <sub>BATFET_DLY</sub> delay time (REG07[3])
4	BATFET_RST_WVBUS	0	R/W	by REG_RST	Start BATFET full system reset with or without adapter present.  0 – Start BATFET full system reset after adapter is removed from VBUS. (default)  1 – Start BATFET full system reset when adapter is present on VBUS.
3	BATFET_DLY	1	R/W	by REG_RST	Delay from BATFET_DIS (REG07[5]) set to 1 to BATFET turn off during Ship Mode.  0 – Turn off BATFET immediately when BATFET_DIS bit is set.  1 – Turn off BATFET after t <sub>BATFET_DLY</sub> (typ 10 s) when BATFET_DIS bit is set. (default)
2	BATFET_RST_EN	1	R/W	by REG_RST by Watchdog	Enable BATFET full system reset. The time to start of BATFET full system reset is based on the setting of BATFET_RST_WVBUS bit.  0 – Disable BATFET reset function  1 – Enable BATFET reset function when REG07[5] is also 1. (default)
1	VINDPM_BAT_TRACK[1]	0	R/W	by REG_RST	Sets VINDPM to track BAT voltage. Actual VINDPM is higher of register
0	VINDPM_BAT_TRACK[0]	0	R/W	by REG_RST	value and V <sub>BAT</sub> + VINDPM_BAT_TRACK.  00 - Disable function (VINDPM set by register) (default)  01 - V <sub>BAT</sub> + 200 mV  10 - V <sub>BAT</sub> + 250 mV  11 - V <sub>BAT</sub> + 300 mV

# 9.5.9 Charger Status 0 Register (Address = 08h)

# Figure 9-23. REG08

7	6	5	4	3	2	1	0
х	x	x	x	x	x	x	x
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-15. REG08 Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	VBUS_STAT[2]	х	R	NA	VBUS Status register
6	VBUS_STAT[1]	х	R	NA	000 – No input 001 – USB Host SDP (500 mA) → PSEL pin HIGH
5	VBUS_STAT[0]	х	R	NA	011 – Adapter 2.4 A → PSEL pin LOW Software current limit is reported in IINDPM register
4	CHRG_STAT[1]	х	R	NA	Charging status:
3	CHRG_STAT[0]	x	R	NA	00 – Not Charging 01 – Precharge or trickle charge (< V <sub>BATLOWV</sub> ) 10 – Fast Charging 11 – Charge Termination
2	PG_STAT	x	R	NA	Power Good status (BQ25619E only): 0 – Power Not Good 1 – Power Good
1	THERM_STAT	х	R	NA	0 – Not in thermal regulation 1 – In thermal regulation
0	VSYS_STAT	х	R	NA	0 – Not in SYS_MIN regulation (V <sub>BAT</sub> > V <sub>SYS_MIN</sub> ) 1 – In SYS_MIN regulation (V <sub>BAT</sub> < V <sub>SYS_MIN</sub> )

#### 9.5.10 Charger Status 1 Register (Address = 09h)

#### Figure 9-24. REG09 Register

7	6	5	4	3	2	1	0
1	x	x	x	x	x	x	x
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 9-16. REG09 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	WATCHDOG_FAULT	1	R	NA	0 – Normal, device is in Host Mode, 1 – Watchdog timer expiration, device is in Default Mode.
6	Reserved	х	R	NA	
5	CHRG_FAULT[1]	х	R	NA	00 – Normal
4	CHRG_FAULT[0]	x	R	NA	101 – Input fault 10 – Thermal shutdown 11 – Charge safety timer expiration
3	BAT_FAULT	х	R	NA	0 – Normal, 1 – Battery overvoltage.
2	NTC_FAULT[2]	Х	R	NA	TS fault in Buck Mode
1	NTC_FAULT[1]	Х	R	NA	000 – Normal 010 – Warm
0	NTC_FAULT[0]	x	R	NA	011 – Cool 101 – Cold 110 – Hot

LEGEND: R/W = Read/Write; R = Read only

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 9.5.11 Charger Status 2 Register (Address = 0Ah)

## Figure 9-25. REG0A Register

7	6	5	4	3	2	1	0
х	х	х	х	х	х	0	0
R	R	R	R	R	R	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 9-17. REG0A Field Descriptions**

Bit	Field	POR	Type	Reset	Description
7	VBUS_GD	х	R	NA	0 – VBUS does not pass poor source detection 1 – VBUS passes poor source detection
6	VINDPM_STAT	x	R	NA	0 – Not in VINDPM 1 – In VINDPM
5	IINDPM_STAT	х	R	NA	0 – Not in IINDPM 1 – In IINDPM
4	Reserved	х	R	NA	
3	TOPOFF_ACTIVE	х	R	NA	0 – Top off timer not counting. 1 – Top off timer counting
2	ACOV_STAT	х	R	NA	0 – Not in ACOV 1 – In ACOV
1	VINDPM_INT_ MASK	0	R/W	by REG_RST	Allow or block INT pulse assertion to host during VINDPM.  0 – INT is asserted to host during VINDPM (default)  1 – No INT pulse asserted to host during VINDPM
0	IINDPM_INT_ MASK	0	R/W	by REG_RST	Allow or block INT pulse assertion to host during IINDPM  0 – INT is asserted to host during IINDPM (default)  1 – No INT pulse asserted to host during IINDPM

#### 9.5.12 Part Information Register (Address = 0Bh)

#### Figure 9-26. REG0B Register

_								
	7	6	5	4	3	2	1	0
	0	0	1	0	1	1	0	0
	R/W	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-18. REG0B Field Descriptions

Bit	Field	POR	Type	Reset	Description			
7	REG_RST	0	R/W	NA	Register reset 0 – Keep current register setting (default) 1 – Reset to default register value and reset safety timer. This bit returns to 0 after register reset is completed.			
6	PN[3]	1	R	NA				
5	PN[2]	0	R	NA	DEVICE ID			
4	PN[1]	0	R	NA	- DEVICE_ID			
3	PN[0]	0	R	NA				
2	Reserved	1	R	NA	Reserved			
1	Reserved	0	R	NA	Reserved			
0	Reserved	0	R	NA	Neserveu			



# 9.5.13 Charger Control 4 Register (Address = 0Ch) [reset = 75h] Figure 9-27. REG0C

7	6	5	4	3	2	1	0
0	1	1	1	0	1	0	1
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-19. REG0C Field Descriptions

	Table & Tot NE Good Floor													
Bit	Field	POR	Type	Reset	Description									
7	JEITA_COOL_ISET [1]	0	R/W	by REG_RST by Watchdog	Fast charge current setting during cool temperature range (T1 - T2), as percentage of I <sub>CHG</sub> in REG02[5:0].									
6	JEITA_COOL_ISET [0]	1	R/W	by REG_RST by Watchdog	00 – No Charge 01 – 20% of I <sub>CHG</sub> (default) 10 – 50% of I <sub>CHG</sub> 11 – 100% of I <sub>CHG</sub> (safety timer does not become 2X)									
5	JEITA_WARM_ISET [1]	1	R/W	by REG_RST by Watchdog	Fast charge current setting during warm temperature range (T3 – T5), as percentage of I <sub>CHG</sub> in REG02[5:0].									
4	JEITA_WARM_ISET [0]	1	R/W	by REG_RST by Watchdog	00 – No Charge 01 – 20% of I <sub>CHG</sub> 10 – 50% of I <sub>CHG</sub> 11 – 100% of I <sub>CHG</sub> (safety timer does not become 2X) (default)									
3	JEITA_VT2 [1]	0	R/W	by Watchdog	00 – VT2% = 70.75% (5.5°C) 01 – VT2% = 68.25% (10°C) (default)									
2	JEITA_VT2 [0]	1	R/W	by REG_RST by Watchdog	10 – VT2% = 65.25% (15°C) 11 – VT2% = 62.25% (20°C)									
1	JEITA_VT3 [1]	0	R/W	by Watchdog	00 – VT3% = 48.25% (40°C) 01 – VT3% = 44.75% (44.5°C) (default)									
0	JEITA_VT3 [0]	1	R/W	by REG_RST by Watchdog	10 – VT3% = 40.75% (50.5°C) 11 – VT3% = 37.75% (54.5°C)									

# 10 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 10.1 Application Information

A typical application consists of the device configured as an I<sup>2</sup>C controlled power path management device and a single cell battery charger for Li-Ion and Li-polymer batteries used in a wide range of smartphones and other portable devices. It integrates an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

#### **10.2 Typical Application**




Figure 10-1. BQ25618E Application Diagram






Figure 10-2. BQ25619E Application Diagram

See the BQ25618 BMS024 Evaluation Module EVM User's Guide and BQ25619 BMS025 Evaluation Module EVM User's Guide for complete schematic and component placement with trace and via locations.

#### 10.2.1 Design Requirements

For this design example, use the parameters shown in the table below.

Table 10-1. Design Parameters

PARAMETER	VALUE
V <sub>VBUS</sub> voltage range	4 V to 13.5 V
Input current limit (REG00[4:0])	2.4 A
Fast charge current limit (REG02[5:0])	1.024 A
Minimum system voltage (REG01[3:1])	3.5 V
Battery regulation voltage (REG04[7:3])	4.2 V

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE} \tag{3}$$

The inductor ripple current depends on the input voltage ( $V_{VBUS}$ ), the duty cycle (D =  $V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_S$ ) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 10.2.2.2 Input Capacitor and Resistor

Design input capacitance to provide enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I<sub>CIN</sub> occurs where the duty cycle is closest to 50% and can be estimated using Equation 5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
 (5)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. A rating of 25-V or higher capacitor is preferred for 12-V input voltage. Capacitance of minimum 10  $\mu$ F is suggested for typical of 1.5-A charging current.

#### 10.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. Equation 6 shows the output capacitor RMS current  $I_{COUT}$  calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)

The output capacitor voltage ripple can be calculated as follows:




$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)


At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The charger device has internal loop compensation optimized for >10- $\mu$ F ceramic output capacitance. The preferred ceramic capacitor is 10-V rating, X7R or X5R.

#### 10.2.3 Application Curves









# 11 Power Supply Recommendations

In order to provide an output voltage on SYS, the battery charger requires a power supply between 4-V and 13.5-V input with at least 100-mA current rating connected to VBUS and a single-cell Li-lon battery with battery voltage greater than  $V_{BAT\_UVLOZ}$  connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.

## 12 Layout

#### 12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see Figure 12-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane. Add 1-nF small size (such as 0402 or 0201) decoupling cap for high frequency noise filter and EMI improvement.
- 2. Place inductor input pin to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 3. Put output capacitor near to the inductor and the device. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
- 4. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using thermal pad as the single ground connection point. Or using a 0-Ω resistor to tie analog ground to power ground.
- 5. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the device. Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
- 6. Place decoupling capacitors next to the IC pins and make trace connection as short as possible.
- 7. It is critical that the exposed thermal pad on the backside of the device package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 8. Ensure that the number and sizes of vias allow enough copper for a given current path.

See the BQ25618 BMS024 Evaluation Module EVM User's Guide and BQ25619 BMS025 Evaluation Module EVM User's Guide for the recommended component placement with trace and via locations. For the VQFN information, refer to Quad Flatpack No-Lead Logic Packages Application Report and QFN and SON PCB Attachment Application Report.

#### 12.2 Layout Example




Figure 12-1. High Frequency Current Path






Figure 12-2. Layout Example



## 13 Device and Documentation Support

## 13.1 Device Support

## 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 13.2 Documentation Support

#### 13.2.1 Related Documentation

For related documentation see the following:

- BQ25619 BMS025 Evaluation Module User's Guide
- BQ25618 BMS024 Evaluation Module User's Guide

## 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.7 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-Apr-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25618EYFFR	ACTIVE	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25618E	Samples
BQ25619ERTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ 25619E	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Apr-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25618EYFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25619ERTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 3-Apr-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25618EYFFR	DSBGA	YFF	30	3000	182.0	182.0	20.0
BQ25619ERTWR	WQFN	RTW	24	3000	367.0	367.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RTW (S-PWQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206249-5/P 05/15

NOTES: A. All linear dimensions are in millimeters



# RTW (S-PWQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.





DIE SIZE BALL GRID ARRAY




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated