# MOSFET - Power, Single N-Channel, Power33 25 V, 1.0 mΩ, 180 A

#### **Features**

- Small Footprint for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- DC-DC Converters
- Power Load Switch
- Notebook Battery Management

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	25	V
Gate-to-Source Voltage			$V_{GS}$	+16/-12	٧
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	180	Α
Current R <sub>θJC</sub> (Note 3)	Steady	T <sub>C</sub> = 85°C		130	
Power Dissipation $R_{\theta JC}$ (Note 3)	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	52	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	41	Α
Current R <sub>θJA</sub> (Notes 1, 3)	Steady	T <sub>A</sub> = 85°C	1	29	
Power Dissipation $R_{\theta JA}$ (Notes 1, 3)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	2.7	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	23	Α
Current R <sub>θJA</sub> (Notes 2, 3)	Steady	T <sub>A</sub> = 85°C		16	
Power Dissipation R <sub>θJA</sub> (Notes 2, 3)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.82	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	195	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 63.7 A) (Note 4)			E <sub>AS</sub>	202	mJ
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using a 1 in2 pad size, 2 oz Cu pad.
- Surface-mounted on FR4 board using minimum pad size, 2 oz Cu pad.
- 3. The entire application environment impacts the thermal resistance values shown. They are not constants and are only valid for the particular conditions noted. Actual continuous current will be limited by thermal & electromechanical application board design.  $R_{\theta CA}$  is determined by the user's board design.
- 4. 100% UIS tested at L = 0.1 mH,  $I_{AV}$  = 40 A.




#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
25 V	1.0 m $\Omega$ @ 10 V	400 A	
	1.2 m $\Omega$ @ 4.5 V	180 A	

#### **NMOS**





PQFN8 (Power33) CASE 483AW

#### MARKING DIAGRAM



2EJN = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ZZ = Assembly Lot Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case - Steady State (Note 1)	$R_{ heta JC}$	2.4	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{ hetaJA}$	47	
Junction-to-Ambient - Steady State (Note 2)	$R_{ hetaJA}$	152	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	I <sub>D</sub> = 1 mA, ref to 25°C			16		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			10	μΑ
		$V_{DS} = 20 \text{ V}$	T <sub>J</sub> = 125°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	+16/–12 V			±100	±nA
ON CHARACTERISTICS (Note 5)	•				•		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 934 μΑ	1.2		2.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 934 μA, ref to 25°C			-4.4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 38 A		0.86	1.0	
	, ,	V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 35 A		1.05	1.2	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub>	<sub>0</sub> = 38 A		224		S
Gate Resistance	$R_{G}$	T <sub>A</sub> = 25	°C		0.5		Ω
CHARGES & CAPACITANCES					•	•	•
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 13 V			4040		
Output Capacitance	C <sub>OSS</sub>				1100		pF
Reverse Capacitance	C <sub>RSS</sub>				68		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 13 \text{ V}; I_D = 38 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 13 \text{ V}; I_D = 38 \text{ A}$			24		
Threshold Gate Charge	Q <sub>G(TH)</sub>				5.2		nC
Gate-to-Drain Charge	$Q_{GD}$				3.9		
Gate-to-Source Charge	Q <sub>GS</sub>				9.8		
Total Gate Charge	Q <sub>G(TOT)</sub>				54		
SWITCHING CHARACTERISTICS, V <sub>GS</sub> =	<b>4.5 V</b> (Note 5)						
Turn-On Delay Time	t <sub>d(ON)</sub>				24.6		
Rise Time	t <sub>r</sub>	$V_{GS} = 4.5 \text{ V}, V_{E}$	nn = 13 V,		13		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 38 \text{ A}, R_C$	$G = 6 \Omega$		38.5		
Fall Time	t <sub>f</sub>				9.8		1
SWITCHING CHARACTERISTICS, V <sub>GS</sub> =	10 V (Note 5)						
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DD}$ = 13 V, $I_{D}$ = 38 A, $R_{G}$ = 6 $\Omega$			14.8		
Rise Time	t <sub>r</sub>				4.2		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				59		
Fall Time	t <sub>f</sub>				7.9		
SOURCE-TO-DRAIN DIODE CHARACTE	ERISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.78	1.2	.,
		I <sub>S</sub> = 38 A	T <sub>J</sub> = 125°C		0.65		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dI/dt} = 100 \text{ A/}\mu\text{s,}$ $I_S = 38 \text{ A}$			38		ns
Reverse Recovery Charge	$Q_{RR}$				25		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 5. On–Resistance Variation with Temperature

T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**




Figure 13. transient Thermal impedance

#### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTTFS1D2N02P1E	2EJN	Power33 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





## **WDFN8 3.3X3.3, 0.65P**CASE 483AW ISSUE A


**DATE 10 SEP 2019** 

#### NOTES:


- 1. CONTROLLING DIMENSION: MILLIMETERS.
- 2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.









FRONT VIEW





**BOTTOM VIEW** 

## LAND PATTERN RECOMMENDATION\*



\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*

XXXX AYWW XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales