TEXAS INSTRUMENTS www.ti.com

TRSF3238E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD (HBM) PROTECTION SLLS826-AUGUST 2007

FEATURES


- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- Operates up to 1000 kbit/s
- Five Drivers and Three Receivers
- Auto-Powerdown Plus Feature Enables Flexible Power-Down Mode
- Low Standby Current . . . 1 µA Typical
- External Capacitors . . . 4 \times 0.1 μF
- Accept 5-V Logic Input With 3.3-V Supply
- Always-Active Noninverting Receiver Output (ROUT1B)
- ESD Protection for RS-232 Interface Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8-kV IEC61000-4-2, Contact Discharge
 - ±15-kV IEC61000-4-2, Air-Gap Discharge

APPLICATIONS

- Battery-Powered Systems
- PDAs
- Notebooks
- Subnotebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment
- Modems
- Printers

•	DB, DW, OR PW PACKAGE (TOP VIEW)						
C2+[GND [C2-[DOUT1[DOUT2[DOUT3[RIN1[RIN2[DOUT4[FORCEOFF]	8 9 10 11	28 27 26 25 24 23 22 21 20 19 18 17 16 15	C1+ V+ Vcc C1- DIN1 DIN2 DIN3 ROUT1 ROUT2 DIN4 ROUT3 DIN5 ROUT1B INVALID				





DESCRIPTION/ORDERING INFORMATION

The TRSF3238E consists of five line drivers, three line receivers, and a dual charge-pump circuit with ±15-kV ESD (HBM) protection on the driver output (DOUT) and receiver input (RIN) terminals. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between notebook and subnotebook computer applications. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, the device includes an always-active noninverting output (ROUT1B), which allows applications using the ring indicator to transmit data while the device is powered down. The TRSF3238E operates at data signaling rates up to 1000 kbit/s.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS826-AUGUST 2007

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Flexible control options for power management are featured when the serial port and driver inputs are inactive. The auto-powerdown plus feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense valid signal transitions on all receiver and driver inputs for approximately 30 s, the built-in charge pump and drivers are powered down, reducing the supply current to 1 μ A. By disconnecting the serial port or placing the peripheral drivers off, auto-powerdown plus occurs if there is no activity in the logic levels for the driver inputs. Auto-powerdown plus can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown plus enabled, the device activates automatically when a valid signal is applied to any receiver or driver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 μ s. Refer to Figure 5 for receiver input levels.

T _A	PAC	KAGE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RHB	Reel of 2000	TRSF3238ECRHBR	RS38EC
	SOIC - DW	Tube of 50	TRSF3238ECDW	TRS3238EC
	50IC - DW	Reel of 2000	TRSF3238ECDWR	- TR33230EC
0°C to 70°C		Tube of 50	TRSF3238ECDB	TRESSOR
	SSOP – DB	Reel of 2000	TRSF3238ECDBR	TRS3238EC
	TSSOP – PW	Tube of 50	TRSF3238ECPW	RS38EC
	1330P - PW	Reel of 2000	TRSF3238ECPWR	- K330EC
	QFN – RHB	Reel of 2000	TRSF3238EIRHBR	RS38EI
	SOIC - DW	Tube of 50	TRSF3238EIDW	TRESSOR
	50IC - DW	Reel of 2000	TRSF3238EIDWR	- TRS3238EI
–40°C to 85°C		Tube of 50	TRSF3238EIDB	TRESSO
	SSOP – DB	Reel of 2000	TRSF3238EIDBR	- TRS3238EI
	TSSOP – PW	Tube of 50	TRSF3238EIPW	DC20EI
	1330P - PW	Reel of 2000	TRSF3238EIPWR	- RS38EI

ORDERING INFORMATION

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

SLLS826-AUGUST 2007

FUNCTION TABLES

Each Driver⁽¹⁾

		INPUTS		OUTDUT	
DIN	FORCEON	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	OUTPUT DOUT	DRIVER STATUS
Х	Х	L	Х	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
н	Н	Н	x	L	auto-powerdown plus disabled
L	L	Н	<30 s	Н	Normal operation with
Н	L	н	<30 s	L	auto-powerdown plus enabled
L	L	Н	>30 s	Z	Powered off by
н	L	Н	>30 s	Z	auto-powerdown plus feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance


Each Receiver⁽¹⁾

		INPUTS		OUT	PUTS	
RIN1	RIN2 AND RIN3	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	ROUT1B	ROUT2 AND ROUT3	RECEIVER STATUS
L	Х	L	Х	L	Z	Powered off while
Н	Х	L	х	Н	Z	ROUT1B is active
L	L	Н	<30 s	L	Н	
L	Н	Н	<30 s	L	L	Normal operation with
Н	L	Н	<30 s	Н	н	auto-powerdown plus
н	Н	Н	<30 s	Н	L	disabled/enabled
Open	Open	н	<30 s	L	н	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

TEXAS INSTRUMENTS www.ti.com

SLLS826-AUGUST 2007



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.3	6	V
V+	Positive-output supply voltage range ⁽²⁾		-0.3	7	V
V–	Negative-output supply voltage range ⁽²⁾		0.3	-7	V
V+ - V-	Supply voltage difference ⁽²⁾			13	V
V		Driver (FORCEOFF, FORCEON)	-0.3	6	V
VI	Input voltage range	Receiver	-25	25	v
N		Driver	-13.2	13.2	V
Vo	Output voltage range	Receiver (INVALID)	-0.3	V _{CC} + 0.3	v
		DB package		62	
0	Declarge thermal impedance $^{(3)}(4)$	DW package		46	°C/W
θ_{JA}	Package thermal impedance ⁽³⁾⁽⁴⁾	PW package		62	-0/00
		RHB package		TBD	
TJ	Operating virtual junction temperature	· ·		150	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

(3) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

See Figure 6

				MIN	NOM	MAX	UNIT
	Supply voltage		$V_{CC} = 3.3 V$	3	3.3	3.6	V
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	v
V		DIN, FORCEOFF,	$V_{CC} = 3.3 V$	2		5.5	V
VIH	Driver and control high-level linput voltage		$V_{CC} = 5 V$	2.4		5.5	v
V_{IL}	Driver and control low-level input voltage	DIN, FORCEOFF, FORC	CEON	0		0.8	V
VI	Receiver input voltage			-25		25	V
Ŧ	T _A Operating free-air temperature		TRSF3238EC	0		70	°C
I A			TRSF3238EI	-40		85	-U

(1) Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARA	METER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I _I	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μA
	Supply current $(T_A = 25^{\circ}C)$	Auto-powerdown plus disabled	No load, FORCEOFF and FORCEON at V _{CC} , V _{CC} at 3.3 V or 5 V		0.5	2	mA
I _{CC}		Powered off	No load, FORCEOFF at GND		1	10	
		Auto-powerdown plus enabled	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μA

(1) Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at $V_{CC} = 3.3$ V or $V_{CC} = 5$ V, and $T_A = 25^{\circ}C$.

TRSF3238E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD (HBM) PROTECTION SLLS826-AUGUST 2007

DRIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TE	ST CONDITIONS	6	MIN	TYP ⁽²⁾	MAX	UNIT	
V _{OH}	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to (GND		5	5.4		V	
V_{OL}	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to (DOUT at $R_L = 3 k\Omega$ to GND			-5.4		V	
I _{IH}	High-level input current	$V_{I} = V_{CC}$	= V _{CC}			±0.01	±1	μA	
I	Low-level input current	V _I at GND	' _l at GND			±0.01	±1	μA	
,	Short-circuit output current ⁽³⁾	$V_{\Omega} = 0 V$	$V_{CC} = 3.6 V$			±35	±60	س ۸	
I _{OS}		$v_0 = 0 v$	$V_{CC} = 5.5 V$			±40	±100	mA	
r _o	Output resistance	V_{CC} , V+, and V- = 0 V,	$V_0 = \pm 2 V$		300	10M		Ω	
			$V_0 = \pm 12 V$,	V_{CC} = 3 V to 3.6 V			±25		
I _{OZ}	Output leakage current	but leakage current FORCEOFF = GND		V_{CC} = 4.5 V to 5.5 V			±25	μA	

(1) Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at $V_{CC} = 3.3$ V or $V_{CC} = 5$ V, and $T_A = 25^{\circ}C$.

(3) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER		TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
	Maximum data rate (see Figure 1)		C _L = 1000 pF		250			
		$R_L = 3 k\Omega$, One DOUT switching	C _L = 250 pF,	V_{CC} = 3 V to 4.5 V	1000			kbit/s
			C _L = 1000 pF,	V_{CC} = 4.5 V to 5.5 V	1000			
t _{sk(p)}	Pulse skew ⁽³⁾	$C_{L} = 150 \text{ pF to } 2500 \text{ pF},$	$R_L = 3 \ k\Omega$ to 7 $k\Omega$,	See Figure 2		25		ns
SR(tr)	Slew rate, transition region (see Figure 1)	$C_{L} = 150 \text{ pF to } 1000 \text{ pF},$	$R_L = 3 \ k\Omega$ to 7 k Ω ,	V _{CC} = 3.3 V	18		150	V/µs

(1) Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at $V_{CC} = 3.3$ V or $V_{CC} = 5$ V, and $T_A = 25^{\circ}$ C.

(3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

ESD Protection

PARAMETER	TEST CONDITIONS	TYP	UNIT
	НВМ	±15	
DOUT	IEC 61000-4-2, Air-Gap Discharge	±15	kV
	IEC 61000-4-2, Contact Discharge	±8	

RECEIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA	$V_{CC} - 0.6$	V _{CC} – 0.1		V
V _{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V _{IT+}	Desitive going input threshold veltage	$V_{CC} = 3.3 V$		1.5	2.4	V
	Positive-going input threshold voltage	$V_{CC} = 5 V$		1.8	2.4	v
V	Negotive going input threshold voltage	$V_{CC} = 3.3 V$	0.6	1.2		V
V _{IT-}	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.8	1.5		v
V _{hys}	Input hysteresis (V _{IT+} – V _{IT} –)			0.3		V
I _{OZ}	Output leakage current (except ROUT1B)	FORCEOFF = 0 V		±0.05	±10	μA
r _i	Input resistance	$V_1 = \pm 3 V$ to $\pm 25 V$	3	5	7	kΩ

(1) Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(2)

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 3	150	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 3	150	ns
t _{en}	Output enable time	C_L = 150 pF, R_L = 3 k Ω , See Figure 4	200	ns
t _{dis}	Output disable time	C_L = 150 pF, R_L = 3 k Ω , See Figure 4	200	ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 3	50	ns

Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (1)

(2) All typical values are at $V_{CC} = 3.3$ V or $V_{CC} = 5$ V, and $T_A = 25^{\circ}C$. (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

ESD Protection

PARAMETER	TEST CONDITIONS	TYP	UNIT
	НВМ	±15	
RIN	IEC 61000-4-2, Air-Gap Discharge	±15	kV
	IEC 61000-4-2, Contact Discharge	±8	



SLLS826-AUGUST 2007

AUTO-POWERDOWN PLUS SECTION

Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, $\overline{\text{FORCEOFF}} = V_{CC}$		2.7	V
V _{T-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, $\overline{FORCEOFF} = V_{CC}$	-2.7		V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, $\overline{\text{FORCEOFF}} = V_{CC}$	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	$I_{OH} = -1 \text{ mA}$, FORCEON = GND, FORCEOFF = V_{CC}	V _{CC} - 0.6		V
V _{OL}	INVALID low-level output voltage	I_{OL} = 1.6 mA, FORCEON = GND, FORCEOFF = V _{CC}		0.4	V

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{valid}	Propagation delay time, low- to high-level output		0.1		μs
t _{invalid}	Propagation delay time, high- to low-level output		50		μs
t _{en}	Supply enable time		25		μs
t _{dis}	Receiver or driver edge to auto-powerdown plus	15	30	60	S


(1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25 ^{\circ}C.

Texas TRUMENTS www.ti.com

TRSF3238E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD (HBM) PROTECTION

SLLS826-AUGUST 2007


PARAMETER MEASUREMENT INFORMATION



- **TEST CIRCUIT**
- A. C_L includes probe and jig capacitance.

В. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \leq$ 10 ns, $t_f \leq 10$ ns.

Figure 1. Driver Slew Rate




TEST CIRCUIT

VOLTAGE WAVEFORMS

- C_L includes probe and jig capacitance. Α.
- The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_{O} = 50 Ω , 50% duty cycle, t_{r} < 10 ns, Β. $t_f \leq 10 \text{ ns.}$


Figure 2. Driver Pulse Skew



- C₁ includes probe and jig capacitance. Α.
- The pulse generator has the following characteristics: Z_{O} = 50 Ω , 50% duty cycle, $t_{r}~\leq$ 10 ns, $t_{f}~\leq$ 10 ns. В.

Figure 3. Receiver Propagation Delay Times

SLLS826-AUGUST 2007



TEXAS


INSTRUMENTS www.ti.com


- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en} .


Figure 4. Receiver Enable and Disable Times

SLLS826-AUGUST 2007


PARAMETER MEASUREMENT INFORMATION (continued)







 † Auto-powerdown plus disables drivers and reduces supply current to 1 $\mu A.$



Voltage Waveforms and Timing Diagrams

Figure 5. INVALID Propagation-Delay Times and Supply-Enabling Time

SLLS826-AUGUST 2007

APPLICATION INFORMATION




Figure 6. Typical Operating Circuit and Capacitor Values



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TRSF3238ECDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRSF3238EC	Samples
TRSF3238EIDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRSF3238EI	Samples
TRSF3238EIDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRSF3238EI	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRSF3238ECDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TRSF3238EIDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TRSF3238EIDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRSF3238ECDBR	SSOP	DB	28	2000	356.0	356.0	35.0
TRSF3238EIDBR	SSOP	DB	28	2000	356.0	356.0	35.0
TRSF3238EIDWR	SOIC	DW	28	1000	350.0	350.0	66.0

DB0028A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0028A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0028A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AE.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated